

8-bit μP-compatible D/A converter

5018

FEATURES

- 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Output buffer amplifier
- Accurate to $\pm 1/2$ LSB (0.19%)
- Monotonic to 8 bits
- Amplifier and reference both short-circuit protected
- Compatible with 8085, 68000 and many other μPs

APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication

DESCRIPTION

The 5018 is a complete 8-bit digital-to-analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultra-low loading for easy interfacing with all logic systems. The latches appear transparent when the LE input is in the low state. When LE goes high, the input data present at the moment of transition is latched and retained until LE again goes low. This feature allows easy compatibility with most microprocessors.

The chip also comprises a stable voltage reference (5V nominal) and high slew rate buffer amplifier. The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature coefficient.


The output of the buffer amplifier may be offset so as to provide bipolar as well as unipolar operation.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
22-Pin Ceramic DIP	5018/BWA	GDIP1-T22

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

BLOCK DIAGRAM



PIN CONFIGURATION



7110826 0085320 102

February 23, 1987

523

853-0291 F08383

8-bit μP-compatible D/A converter

5018

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING ¹	UNIT
V_{CC+}	Positive supply voltage	18	V
V_{CC-}	Negative supply voltage	-18	V
V_I	Logic input voltage	0 to 18	V
V_{REFIN}	Voltage at V_{REF} input	12	V
V_{REFADJ}	Voltage at V_{REF} adjust	0 to V_{REF}	V
V_{SUM}	Voltage at sum node	12	V
I_{REFSC}	Short-circuit current to ground at V_{REFOUT}	Continuous	
I_{OUTSC}	Short-circuit current to ground or either supply at V_{OUT}	Continuous	
P_D	Power dissipation	1000	mW

DC ELECTRICAL CHARACTERISTICS

 $V_{CC+} = +15V$, $V_{CC-} = -15V$, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS ²	$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -55^{\circ}\text{C}, +125^{\circ}\text{C}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
ΔF_S	Resolution Monotonicity Relative accuracy		8 8	8 8	8 ± 0.19	8 8		8 ± 0.19	Bits Bits %FS
V_{CC+} V_{CC-}	Positive supply voltage Negative supply voltage		+11.4 -11.4	+15 -15		+11.4 -11.4	+15 -15		V V
V_{IH} V_{IL}	Logic "1" input voltage Logic "0" input voltage	Pin 1 = GND Pin 1 = GND	2.0		0.8	2.0		0.8	V V
I_{IH} I_{IL}	Logic "1" input current Logic "0" input current	Pin 1 = GND, 2V < V_1 < 18V Pin 1 = GND, -5V < V_1 < 0.8V		0.1 -2.0	10 -10			10 -10	μA μA
V_{FS}	Full scale output voltage	Unipolar operation $V_{REFIN} = 5.000\text{V}$	9.50	9.961	10.50				V
V_{FS}	Full scale output voltage	Bipolar operation $V_{REFIN} = 5.000\text{V}$	4.5 -5.25	4.961 -5.000	5.5 -4.75				V
V_{zs}	Zero scale voltage	Bipolar operation $V_{REFIN} = 5.000\text{V}$	-30	5	+30	-30		+30	mV
I_{sc}	Output short circuit current	$V_O = 0\text{V}$		15	40				mA
PSR+(out)	Output power supply rejection (+)	$V_{CC-} = -15\text{V}$, 13.5V ≤ $V_{CC+} \leq 16.5\text{V}$ external $V_{REFIN} = 5.000\text{V}$		0.001	0.01			0.01	%FS/ %VS
PSR-(out)	Output power supply rejection (-)	$V_{CC+} = -15\text{V}$, -13.5V ≤ $V_{CC-} \leq -16.5\text{V}$, external $V_{REFIN} = 5.000\text{V}$		0.001	0.01			0.01	%FS/ %VS
TC _{FS}	Full scale temperature coefficient	$V_{REFIN} = 5.000\text{V}$					20		ppm/ $^{\circ}\text{C}$
TC _{zs}	Zero scale temperature coefficient						5		ppm/ $^{\circ}\text{C}$
I_{REF} I_{REFSC}	Reference output current ⁹ Reference short circuit current	$V_{REFOUT} = 0\text{V}$		15	3 30				mA mA
PSR+(REF)	Reference power supply rejection (+)	$V_{CC-} = -15\text{V}$, 13.5V ≤ $V_{CC+} \leq 16.5\text{V}$, $I_{REF} = 1.0\text{mA}$		0.003	0.01			0.01	%FR/%VS
PSR-(REF)	Reference power supply rejection (-)	$V_{CC+} = -15\text{V}$, -13.5V ≤ $V_{CC-} \leq -16.5\text{V}$, $I_{REF} = 1.0\text{ mA}$		0.003	0.01			0.01	%FR/%VS
V_{REF}	Reference voltage	$I_{REF} = 1.0\text{mA}$	4.9	5.0	5.25				V

7110826 0085321 049

February 23, 1987

8-bit μP-compatible D/A converter

5018

DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS ²	T _{amb} = +25°C			T _{amb} = -55°C, +125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
ΔY _{REF/ΔT}	Reference voltage temperature coefficient	I _{REF} = 1.0mA					60		ppm/°C
Z _{IN}	DAC V _{REF} IN input impedance	I _{REF} = 1.0mA	4.15	5.0	5.85				kΩ
I _{CC+} I _{CC-}	Positive supply current Negative supply current	V _{CC+} = 15V V _{CC-} = -15V		7 -10	14 -15			14 -15	mA mA
P _D	Power dissipation	I _{REF} = 1.0mA, V _{CC} = ±15V		255	435			435	mW

AC ELECTRICAL CHARACTERISTICS

V_{CC+} = +15V, V_{CC-} = -15V, unless otherwise specified.

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	T _{amb} = +25°C			T _{amb} = 55°C, +125°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
t _{SLH}	Setting time ⁴	± 1/2 LSB	Input	All bits low-to-high ³		1.8					μs
t _{SHL}	Setting time ⁵	± 1/2 LSB	Input	All bits high-to-low		2.3					μs
t _{PLH} t _{PHL}	Propagation delay ⁴ Propagation delay ⁵	Output Output	Input Input Input	All bits switched low-to-high All bits switched high-to-low 1 LSB change ^{3,4}	300 150 150						ns ns ns
t _{PLH} t _{PHL}	Propagation delay ⁶ Propagation delay ⁷	Output Output	LE LE	Low-to-High transition High-to-Low transition	300 150						ns ns
t _S t _H t _{PW}	Setup time ^{3,8} Hold time ^{3,8} Latch enable pulse width ^{3,8}	LE Input	Input LE		100 50 150						ns ns ns

NOTES:

1. Operation beyond limits in the table may impair the useful life of the device.
2. Refer to Figure 1.
3. Refer to Figure 2.
4. See Figure 5.
5. See Figure 6.
6. See Figure 7.
7. See Figure 8.
8. See Figure 9.
9. For reference currents > 3mA, use of an external buffer is required.

7110826 0085322 T85

8-bit μP-compatible D/A converter

5018

TEST CONFIGURATIONS AND WAVEFORM DEFINITIONS




Figure 1. DC Parametric Test Configuration




Figure 2. AC Parametric Test Configuration




Figure 3. Full/Zero Scale Adjust-Unipolar Output (0 - 10V)




Figure 4. Bipolar Output Operation (-5 to +5V)




Figure 5. Setting Time and Propagation Delay, Low-to-High Data




Figure 6. Setting Time and Propagation Delay High-to-Low Data

7110826 0085323 911

February 23, 1987

526

8-bit μ P-compatible D/A converter

5018

TEST WAVEFORM DEFINITIONS




Figure 7. Propagation Delay, Latch Enable to Output




Figure 8. Propagation Delay, Latch Enable to Output




Figure 9. Latch Enable Pulse Width, Setup and Hold Times

■ 7110826 0085324 858 ■

February 23, 1987

527