

16-Mbit (1M x 16) Static RAM

Features

- · High speed
 - $-t_{AA} = 10 \text{ ns}$
- · Low active power
 - 990 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Available in Pb-free and non Pb-free 54-pin TSOP II package

Functional Description

The CY7C1061BV33 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip (CE LOW) while forcing the Write Enable (WE) input LOW. If Byte


Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0) through I/O₇), is written into the location specified on the address pins (A_0) through A_{19} . If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O_8) through I/O₁₅ is written into the location specified on the address pins (A_0) through A_{19} .

Reading from the device is accomplished by enabling the chip by taking $\overline{\text{CE}}$ LOW while forcing the Output Enable ($\overline{\text{OE}}$) LOW and the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW and WE LOW).

The CY7C1061BV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

Logic Block Diagram



Pin Configurations^[1, 2] 54-pin TSOP II (Top View)

	•	,
1	54	□I/O ₁₁
2	53	DV _{SS}
3	52	□I/O ₁₀
4	51	□I/O ₉
5	50	\Box V _{CC}
6	49	□ I/O ₈
7	48	□ A ₅
8	47	□ A ₆
9	46	$\square A_7$
10	45	□ A ₈
11	44	□A ₉
12	43	□ <u>NC</u>
13		□OE
14		$\square^{V_{SS}}$
15		DNU/V _{SS}
16		∐BLE
		₽ ^A 10
-		□A ₁₂
-		A ₁₃
		DA ₁₄
		□ I/O ₇
-	-	$\square V_{SS}$
		∏ I/O ₆
		□ I/O ₅
		∐VCC ∏I/O₄
	20	L" ⁵⁴
	2 3 4 5 6 7 8 9 10 11 12 13 14 15	2 53 3 52 4 51 5 50 6 49 7 48 8 47 9 46 10 45 11 44 12 43 13 42 14 41 15 40 16 39 17 38 18 37 19 36 20 35 21 34 22 33 23 32 24 31 25 30 26 29

Notes

1. DNU/V_{CC} Pin (#16) has to be left floating or connected to V_{CC} and DNU/V_{SS} Pin (#40) has to be left floating or connected to V_{SS} to ensure proper application.

2. NC - No Connect Pins are not connected to the die



Selection Guide

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	275	260	mA
	Industrial	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied.....-55°C to +125°C

Supply Voltage on V_{CC} to Relative GND^[3]–0.5V to +4.6VDC

Voltage Applied to Outputs in High-Z State^[3].....-0.5V to V_{CC} + 0.5V

DC Input Voltage^[3] -0.5V to V_{CC} + 0.5V Current into Outputs (LOW)......20 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	$3.3V \pm 0.3V$
Industrial	–40°C to +85°C	

DC Electrical Characteristics Over the Operating Range

				-	-10	_	-12	
Parameter	Description	Test Cond	ditions	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	4.0 mA	2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8$	0 mA		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage ^[3]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$	Output Disabled	-1	+1	-1	+1	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	Commercial		275		260	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Industrial		275		260	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IH}$	f_{IL} , $f = f_{MAX}$		70		70	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{split} & \underbrace{\text{Max. V}_{CC}}, \\ & \text{CE} \geq \text{V}_{CC} - 0.3\text{V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3\text{V}, \\ & \text{or V}_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{split}$	Commercial/ Industrial		50		50	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	6	pF
C _{OUT}	I/O Capacitance		8	pF

Thermal Resistance^[4]


Parameter	Description	Test Conditions	54-pin TSOP-II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)		49.95	°C/W
$\Theta_{\sf JC}$	i inermai kesisiance Guncuon io Casei	methods and procedures for measuring thermal impedance, per EIA/JESD51.	3.34	°C/W

- V_{IL} (min.) = -2.0V and V_{IH} (max) = V_{CC} + 0.5V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05693 Rev. *B



AC Test Loads and Waveforms^[5]



AC Switching Characteristics Over the Operating Range^[6]

	_	10	-12			
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle						
t _{power}	V _{CC} (typical) to the first access ^[7]	1		1		ms
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		6	ns
t _{LZOE}	OE LOW to Low-Z	1		1		ns
t _{HZOE}	OE HIGH to High-Z ^[8]		5		6	ns
t _{LZCE}	CE LOW to Low-Z ^[8]	3		3		ns
t _{HZCE}	CE HIGH to High-Z ^[8]		5		6	ns
t _{PU}	CE LOW to Power-Up ^[9]	0		0		ns
t _{PD}	CE HIGH to Power-Down ^[9]		10		12	ns
t _{DBE}	Byte Enable to Data Valid		5		6	ns
t _{LZBE}	Byte Enable to Low-Z	1		1		ns
t _{HZBE}	Byte Disable to High-Z		5		6	ns

Notes:

- Notes:
 Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1ms (T_{power}) after reaching the minimum operating V_{DD}, normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR}, 2.0V) voltage.
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{QL}/l_{QH} and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- 7. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. to 2V internally. to 2V internally. started.
- $t_{HZOE}, t_{HZNE}, t_{HZNE}, t_{HZNE} \text{ and } t_{LZOE}, t_{LZNE}, t_{LZN$
- 9. These parameters are guaranteed by design and are not tested.


 10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- 11. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



AC Switching Characteristics Over the Operating Range^[6] (continued)


		_	10	-12			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
Write Cycle ^[10, 11]		•	•	•	•	•	
t _{WC}	Write Cycle Time	10		12		ns	
t _{SCE}	CE LOW to Write End	7		8		ns	
t _{AW}	Address Set-up to Write End	7		7		ns	
t _{SA}	Address Set-up to Write Start	0		0		ns	
t _{PWE}	WE Pulse Width	7		8		ns	
t _{SD}	Data Set-up to Write End	5.5		6		ns	
t _{HD}	Data Hold from Write End	0		0		ns	
t _{LZWE}	WE HIGH to Low-Z ^[8]	3		3		ns	
t _{HZWE}	WE LOW to High-Z ^[8]		5		6	ns	
t _{BW}	Byte Enable to End of Write	7		8		ns	
t _{HA}	Address Hold from Write End	0		0		ns	

Data Retention Waveform



Switching Waveforms

Read Cycle No. 1^[12, 13]




^{12. &}lt;u>Devi</u>ce is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or \overline{BHE} = V_{IL} . 13. \overline{WE} is HIGH for Read cycle.




Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[13, 14]



Write Cycle No. 1 (CE Controlled)[15, 16]



- Notes:

 14. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.


 15. Data I/O is high-impedance if $\overline{\text{OE}}$ or $\overline{\text{BHE}}$ and/or $\overline{\text{BLE}}$ = V_{IH}.

 16. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (BLE or BHE Controlled)



Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[15, 16]





Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	Χ	Х	X	Χ	High-Z	High-Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1061BV33-10ZC	51-85160	54-pin TSOP II	Commercial
	CY7C1061BV33-10ZI			Industrial
	CY7C1061BV33-10ZXC		54-pin TSOP II (Pb-free)	Commercial
	CY7C1061BV33-10ZXI			Industrial
12	CY7C1061BV33-12ZC		54-pin TSOP II	Commercial
	CY7C1061BV33-12ZI			Industrial
	CY7C1061BV33-12ZXC	1	54-pin TSOP II (Pb-free)	Commercial
	CY7C1061BV33-12ZXI	1		Industrial



Package Diagram

54-pin TSOP II (51-85160)



All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	283950	See ECN	RKF	New data sheet
*A	309453	See ECN	RKF	Final data sheet
*B	492137	See ECN	NXR	Removed 8 ns speed bin Changed the description of I _{IX} from Input Load Current to Input Leakag Current in DC Electrical Characteristics table Updated the Ordering Information Table