



**N - CHANNEL ENHANCEMENT MODE  
POWER MOS TRANSISTOR**

TYPE	V <sub>DSS</sub>	R <sub>Ds(on)</sub>	I <sub>D</sub>
STP53N05	50 V	< 0.025 Ω	53 A

- TYPICAL R<sub>Ds(on)</sub> = 0.022 Ω
- AVALANCHE RUGGED TECHNOLOGY
- 100% AVALANCHE TESTED
- REPETITIVE AVALANCHE DATA AT 100°C
- LOW GATE CHARGE
- HIGH CURRENT CAPABILITY
- 175°C OPERATING TEMPERATURE
- APPLICATION ORIENTED CHARACTERIZATION

**APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- SOLENOID AND RELAY DRIVERS
- REGULATORS
- DC-DC & DC-AC CONVERTERS
- MOTOR CONTROL, AUDIO AMPLIFIERS
- AUTOMOTIVE ENVIRONMENT (INJECTION, ABS, AIR-BAG, LAMPDRIVERS, Etc.)



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	50	V
V <sub>DGR</sub>	Drain- gate Voltage (R <sub>GS</sub> = 20 kΩ)	50	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	53	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	37	A
I <sub>DM</sub> (*)	Drain Current (pulsed)	212	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	150	W
	Derating Factor	1	W/°C
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
T <sub>j</sub>	Max. Operating Junction Temperature	175	°C

(\*) Pulse width limited by safe operating area

## THERMAL DATA

R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	1	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	62.5	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Case-sink	Typ	0.5	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose		300	°C

## AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max, δ < 1%)	53	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 25 V)	450	mJ
E <sub>AR</sub>	Repetitive Avalanche Energy (pulse width limited by T <sub>j</sub> max, δ < 1%)	110	mJ
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (T <sub>c</sub> = 100 °C, pulse width limited by T <sub>j</sub> max, δ < 1%)	37	A

ELECTRICAL CHARACTERISTICS (T<sub>case</sub> = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA V <sub>GS</sub> = 0	50			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating × 0.8 T <sub>c</sub> = 125 °C			250 1000	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 100	nA

ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA	2	2.9	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V I <sub>D</sub> = 26.5 A V <sub>GS</sub> = 10V I <sub>D</sub> = 26.5 A T <sub>c</sub> = 100 °C		0.022	0.025 0.05	Ω Ω
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> V <sub>GS</sub> = 10 V	53			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> I <sub>D</sub> = 26.5 A	17	22		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		1700	2200	pF
C <sub>oss</sub>	Output Capacitance			630	850	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			200	260	pF

**ELECTRICAL CHARACTERISTICS** (continued)

**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Time Rise Time	$V_{DD} = 25\text{ V}$ $I_D = 26.5\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 3)		50 110	70 160	ns ns
$(di/dt)_{on}$	Turn-on Current Slope	$V_{DD} = 40\text{ V}$ $I_D = 53\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		460		A/ $\mu$ s
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 40\text{ V}$ $I_D = 53\text{ A}$ $V_{GS} = 10\text{ V}$		50 14 25	70	nC nC nC

**SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_r(V_{off})$ $t_f$	Off-voltage Rise Time Fall Time	$V_{DD} = 40\text{ V}$ $I_D = 53\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		55 50	80 70	ns ns
$t_c$	Cross-over Time	(see test circuit, figure 5)		110	160	ns

**SOURCE DRAIN DIODE**



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				53 212	A A
$V_{SD}(\ast)$	Forward On Voltage	$I_{SD} = 53\text{ A}$ $V_{GS} = 0$			2	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 53\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 30\text{ V}$ $T_j = 150\text{ }^\circ\text{C}$ (see test circuit, figure 5)		150		ns
$Q_{rr}$	Reverse Recovery Charge			0.45		$\mu$ C
$I_{RRM}$	Reverse Recovery Current			6		A

(\*) Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %


( $\bullet$ ) Pulse width limited by safe operating area

**Safe Operating Areas**


**Thermal Impedance**




Derating Curve




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope



Turn-off Drain-source Voltage Slope





Cross-over Time



Switching Safe Operating Area

Accidental Overload Area



Source-drain Diode Forward Characteristics







Fig. 1: Unclamped Inductive Load Test Circuits


Fig. 2: Unclamped Inductive Waveforms



**Fig. 3: Switching Times Test Circuits For Resistive Load**



**Fig. 4: Gate Charge Test Circuit**



**Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times**

