

64K x 16 CMOS Static RAM

Features

- Fast access times: 10, 12, 15, and 20 ns
- Fast output enable access time: 3, 3, 5, and 6 ns
- Multiple center power and ground pins for improved noise immunity
- High-performance, low-power, CMOS double-metal process
- Single 5V \pm 10% supply
- Individual byte controls for both Read and Write cycles
- TTL-compatible I/O
- Packaged in 44-pin, 400-mil SOJ and 44-pin, 400-mil TSOP

Functional Description

The Aptos AP9A104 is organized as a 64K x 16 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Aptos static RAMs are fabricated using double-layer polysilicon technology.


This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Aptos offers Chip Enable (CE) and Output Enable (OE) capabilities. This enhancement can place the output pin in High-Z for additional flexibility in system design.

The AP9A104 SRAM integrates a 64K x 16 SRAM core with peripheral circuitry consisting of active LOW Chip Enable, separate upper and lower byte enables and a fast Output Enable.

Separate Byte Enable controls ($\overline{\text{BLE}}$ and $\overline{\text{BHE}}$) allow individual bytes to be written and read. $\overline{\text{BLE}}$ controls $\text{I/O}_0 - \text{I/O}_7$, the lower bits. $\overline{\text{BHE}}$ controls $\text{I/O}_8 - \text{I/O}_{15}$, the upper bits.

The AP9A104 operates from a single 5V power supply and all inputs and outputs are fully TTL-compatible.

Block Diagram



9A104-1

Selection Guide

	AP9A104-10	AP9A104-12	AP9A104-15	AP9A104-20
Maximum Access Time (ns)	10	12	15	20
Maximum Operating Current (mA)	140	130	120	110
Maximum Standby Current (mA)	20	20	20	20

Pin Configurations
**44-Pin SOJ
TOP VIEW**

A ₁₁	1	44	A ₁₀
A ₁₂	2	43	A ₉
A ₁₃	3	42	A ₈
A ₁₄	4	41	OE
A ₁₅	5	40	BHE
CE	6	39	BLE
I/O ₀	7	38	I/O ₁₅
I/O ₁	8	37	I/O ₁₄
I/O ₂	9	36	I/O ₁₃
I/O ₃	10	35	I/O ₁₂
V _{CC}	11	34	GND
GND	12	33	V _{CC}
I/O ₄	13	32	I/O ₁₁
I/O ₅	14	31	I/O ₁₀
I/O ₆	15	30	I/O ₉
I/O ₇	16	29	I/O ₈
WE	17	28	NC
A ₀	18	27	A ₇
A ₁	19	26	A ₆
A ₂	20	25	A ₅
A ₃	21	24	A ₄
NC	22	23	NC

**44-Pin TSOP
TOP VIEW**

A ₁₁	1	44	A ₁₀
A ₁₂	2	43	A ₉
A ₁₃	3	42	A ₈
A ₁₄	4	41	OE
A ₁₅	5	40	BHE
CE	6	39	BLE
I/O ₀	7	38	I/O ₁₅
I/O ₁	8	37	I/O ₁₄
I/O ₂	9	36	I/O ₁₃
I/O ₃	10	35	I/O ₁₂
V _{CC}	11	34	GND
GND	12	33	V _{CC}
I/O ₄	13	32	I/O ₁₁
I/O ₅	14	31	I/O ₁₀
I/O ₆	15	30	I/O ₉
I/O ₇	16	29	I/O ₈
WE	17	28	NC
A ₀	18	27	A ₇
A ₁	19	26	A ₆
A ₂	20	25	A ₅
A ₃	21	24	A ₄
NC	22	23	NC

9A104-2

9A104-3

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -55 °C to +150 °C

V_{CC} Supply Relative to GND -1.0 V to +7 V

V _{CC} Supply Relative to GND	-1.0 V to +5 V
Ambient Temperature.....	-50 °C +125 °C
Short Circuit Output Current ¹	± 50 mA
Voltage on any Pin Relative to GND.....	-1.0 to V _{CC} +1.0 V
Power Dissipation	1.0 W



Electrical Characteristics (0°C ≤ T_A ≤ 70° C, V_{CC} = 5V ± 10%)

Symbol	Parameter	Test Conditions	9A104-10		9A104-12		9A104-15		9A104-20		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC1}	Dynamic Operating Current ²	V _{CC} = Max., I _{OUT} = 0 mA, CE = V _{IL} , f = fmax		140		130		120		110	mA
I _{CC2}	Static Operating Current	V _{CC} = Max., I _{OUT} = 0 mA, CE = V _{IL} , f = 0		100		100		100		100	mA
I _{SB1}	TTL Standby Current -TTL Inputs	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} , CE ≥ V _{IH} , f = Max.		20		20		20		20	mA
I _{SB2}	CMOS Standby Current -CMOS Inputs	V _{CC} = Max., CE ≥ V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V, f = 0		2		2		2		2	mA
I _{LI}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	-1	1	-1	1	-1	1	-1	1	μA
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	-1	1	-1	1	-1	1	-1	1	μA
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		2.4		2.4		V
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4		0.4		0.4	V
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	V						
V _{IL}	Input Low Voltage ³		-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V

Capacitance^{4, 5}

Symbol	Description	Max.	Unit
C _{IN}	Input Capacitance	5	pF
C _{OUT}	I/O Capacitance	5	pF

AC Test Loads and Waveforms



Notes:

- No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- I_{CC} is dependent upon output loading and cycle rates. Specified values are with outputs open.
- Negative undershoot of up to 3.0 V is permitted once per cycle.

- Capacitances are maximum values at 25 °C measured at 1 MHz with V_{CC} = 5.0V.
- Guaranteed but not tested.

Switching Characteristics Over the Operating Range⁶

Parameter	Description	9A104-10		9A104-12		9A104-15		9A104-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<i>Read Cycle</i>										
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address Access Time		10		12		15		20	ns
t _{OHA}	Output Hold Time	3		3		3		3		ns
t _{ACE}	CE Access Time		10		12		15		20	ns
t _{DOE}	OE Access Time		5		5		5		6	ns
t _{LZOE}	OE to Low-Z Output	0		0		0		0		ns
t _{HZOE} ⁷	OE to High-Z Output		3		3		5		6	ns
t _{LZCE}	CE to Low-Z Output	3		3		3		3		ns
t _{HZCE}	CE to High-Z Output		5		6		8		9	ns
t _{PU}	CE to Power Up	0		0		0		0		ns
t _{PD}	CE to Power Down		10		12		15		20	ns
t _{ABE}	Byte Enable Access Time		5		5		5		6	ns
t _{LZBE}	Byte Enable to Output Low-Z	0		0		0		0		ns
t _{HZBE}	Byte Enable to Output High-Z		3		3		5		6	ns
<i>Write Cycle⁸</i>										
t _{WC}	Write Cycle Time	10		12		15		20		ns
t _{SCE}	CE to Write End	9		10		12		12		ns
t _{AW}	Address to Set-up Time to Write End	9		10		12		12		ns
t _{HA}	Address Hold to Write End	0		0		0		0		ns
t _{SA}	Address Set-up Time	0		0		0		0		ns
t _{PWE1} ⁹	WE Pulse Width (OE =HIGH)	7		8		10		12		ns
t _{PWE2}	WE Pulse Width (OE =LOW)	10		12		12		15		ns
t _{SD}	Data Set-up to Write End	6		6		7		10		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{HZWE} ⁷	WE LOW to High-Z Output		5		6		7		9	ns
t _{LZWE}	WE HIGH to Low-Z Output	2		2		2		2		ns
t _{BW}	Byte Enable to End of Write	9		10		12		12		ns

Notes:

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 - 3 V and output loading specified in AC Test Loads and Waveforms *Figure (a)*.
 7. Tested with the load in AC Test Loads and Waveforms *Figure (b)*. Transition is measured $\pm 500\text{mV}$ from steady state voltage.
 8. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW and byte enable LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
 9. Tested with $\overline{\text{OE}}$ HIGH for a minimum of 4 ns before $\overline{\text{WE}} = \text{LOW}$ to three-state the output.

 10. $\overline{\text{WE}}$ is HIGH for a Read Cycle.

 11. The device is continuously selected. $\overline{\text{OE}}, \overline{\text{CE}} = V_{IL}$.

 12. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.

 13. I/O will assume the High-Z state if $\overline{\text{OE}} \geq V_{IH}$.

 14. $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ are held in their asserted state (LOW).

 15. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZBE} is less than t_{LZBE}.

Pin Descriptions

A₀ - A₁₅: Address Inputs

These 16 address inputs select one of the 65,536 16-bit words in the RAM.

CE: Chip Enable Input

CE is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE: Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while **CE** is asserted (LOW) and **WE** is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the high-

impedance state when **OE** is deasserted.

WE: Write Enable Input

The Write Enable input is asserted LOW and controls read and write operations. When **CE** and **WE** are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

BHE, BLE: Byte Enables


These active LOW inputs allow individual bytes to be written or read. When **BLE** is LOW, data is written or read to the lower byte (I/O₀ - I/O₇). When **BHE** is LOW, data is written or read to the upper byte (I/O₈ - I/O₁₅).

I/O₀ - I/O₁₅: Common Input/Output Pins

GND: Ground


Switching Waveforms

Read Cycle No. 1^{10, 11, 14}




9A104-5


Read Cycle No. 2^{10, 15}




9A104-6

Switching Waveforms (continued)
Write Cycle No.1 (\overline{CE} controlled, \overline{OE} is HIGH or LOW)⁸


9A104-7

Write Cycle No.2 (\overline{OE} is HIGH During Write Cycle)⁸


9A104-8

Switching Waveforms (continued)
Write Cycle No.3 (\overline{OE} is LOW During Write Cycle)⁸


9A104-9



Truth Table

Mode	CE	OE	WE	BLE	BHE	I/O₀ - I/O₇	I/O₈ - I/O₁₅	Power
Standby	H	X	X	X	X	High-Z	High-Z	I _{SB1} , I _{SB2}
Low Byte Read (I/O ₀ - I/O ₈)	L	L	H	L	H	D _{OUT}	High-Z	I _{CC1} , I _{CC2}
High Byte Read (I/O ₉ - I/O ₁₅)	L	L	H	H	L	High-Z	D _{OUT}	I _{CC1} , I _{CC2}
Word Read (I/O ₀ - I/O ₁₅)	L	L	H	L	L	D _{OUT}	D _{OUT}	I _{CC1} , I _{CC2}
Word Write (I/O ₀ - I/O ₁₅)	L	X	L	L	L	D _{IN}	D _{IN}	I _{CC1} , I _{CC2}
Low Byte Write (I/O ₀ - I/O ₈)	L	X	L	L	H	D _{IN}	High-Z	I _{CC1} , I _{CC2}
High Byte Write (I/O ₉ - I/O ₁₅)	L	X	L	H	L	High-Z	D _{IN}	I _{CC1} , I _{CC2}
Output Disable	L	H	H	X	X	High-Z	High-Z	I _{CC1} , I _{CC2}
	L	X	X	H	H	High-Z	High-Z	I _{CC1} , I _{CC2}


Ordering Information

Speed	Part Number	Package Name	Package Type	Temperature Range
10	AP9A104-10VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-10TC	T44.1	44-Pin Thin Small Outline Package	Commercial
12	AP9A104-12VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-12TC	T44.1	44-Pin Thin Small Outline Package	Commercial
15	AP9A104-15VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-15TC	T44.1	44-Pin Thin Small Outline Package	Commercial
20	AP9A104-20VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9A104-20TC	T44.1	44-Pin Thin Small Outline Package	Commercial




Document # DS-00008-Rev C

T28.1 - 28-Pin Thin Small Outline Package (TSOP)

T32.1 - 32-Pin Thin Small Outline Package (TSOP)


T44.1 - 44-Pin (400-Mil) Thin Small Outline Package (TSOP)



Measurements are in Millimeters unless otherwise specified. $(\frac{\text{MAX}}{\text{MIN}})$

V28.1 - 28-Pin (300-Mil) Small Outline J-Bend (SOJ)

V32.1 - 32-Pin (400-Mil) Small Outline J-Bend (SOJ)

V44.1 - 44-Pin (400-Mil) Small Outline J-Bend (SOJ)


■ 9009020 0000373 026 ■