ADC0803/4-1

DESCRIPTION


The ADC0803 family is a series of three CMOS 8-bit successive approximation A/D converters using a resistive ladder and capacitive array together with an auto-zero comparator. These converters are designed to operate with microprocessor-controlled buses using a minimum of external circuitry. The 3-State output data lines can be connected directly to the data bus.

The differential analog voltage input allows for increased common-mode rejection and provides a means to adjust the zero-scale offset. Additionally, the voltage reference input provides a means of encoding small analog voltages to the full 8 bits of resolution.

FEATURES

- Compatible with most microprocessors
- Differential inputs
- 3-State outputs
- Logic levels TTL and MOS compatible
- Can be used with internal or external clock
- Analog input range 0V to V_{CC}
- Single 5V supply
- Guaranteed specification with 1MHz clock

PIN CONFIGURATION



APPLICATIONS

- Transducer-to-microprocessor interface
- Digital thermometer
- Digitally-controlled thermostat
- Microprocessor-based monitoring and control systems

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #	
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	ADC0803/04-1 LCN		
20-Pin Plastic Dual In-Line Package (DIP)	0 to 70°C	ADC0803/04-1 CN	0408B	
20-Pin Plastic Small Outline (SO) Package	0 to 70°C	ADC0803/04-1 CD	1021B	
20-Pin Plastic Small Outline (SO) Package	-40 to 85°C	ADC0803/04-1 LCD	1021B	

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	6.5	V V
	Logic control input voltages	-0.3 to +16	 v
	All other input voltages	-0.3 to (V _{CC} +0.3)	V
TA	Operating temperature range		
	ADC0803/04-1 LCD	-40 to +85	•c
	ADC0803/04-1 LCN	-40 to +85	°C
	ADC0803/04-1 CD	0 to +70	l °c
<u> </u>	ADC0803/04-1 CN	0 to +70	000
T _{STG}	Storage temperature	-65 to +150	-c
TSOLD	Lead soldering temperature (10 seconds)	300	- - -
P _D	Maximum power dissipation T _A =25°C (still air) ¹		—
	N package	1690	mw
	D package	1390	mW


NOTES

August 31, 1994 555 853-0034 13721

7110826 0078890 904

^{1.} Derate above 25°C, at the following rates: N package at 13.5mW/°C; D package at 11.1mW/°C

ADC0803/4-1



August 31, 1994 556 TILO826 0078891 840 ■■

ADC0803/4-1

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5.0V$, $f_{CLK} = 1$ MHz, $T_{MIN} \le T_A \le T_{MAX}$, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS					
		TEST CONDITIONS	Min	Тур	Max	UNIT	
	ADC0803 relative accuracy error (adjusted)	Full-Scale adjusted			0.50	LSB	
	ADC0804 relative accuracy error (unadjusted)	V _{REF} /2 = 2.500V _{DC}		, ,	1	LSB	
R _{IN}	V _{REF} /2 input resistance ³	V _{CC} = 0V ²	400	680		Ω	
	Analog input voltage range ³		-0.05		V _{CC} +0.05	V	
	DC common-mode error	Over analog input voltage range		1/16	1/8	LSB	
	Power supply sensitivity	$V_{CC} = 5V \pm 10\%^{1}$		1/16		LSB	
Control in	puts			<u> </u>	<u></u>		
V _{IH}	Logical "1" input voltage	V _{CC} = 5.25V _{DC}	2.0	Γ	15	V _{DC}	
V _{IL}	Logical "0" input voltage	V _{CC} = 4.75V _{DC}			0.8	V _{DC}	
l _{IH}	Logical "1" input current	$V_{IN} = 5V_{DC}$		0.005	1	μA _{DC}	
I _{IL}	Logical "0" input current	V _{IN} = 0V _{DC}	-1	-0.005		μA _{DC}	
Clock in a	nd clock R			·		<u> </u>	
V _T +	Clock in positive-going threshold voltage		2.7	3.1	3.5	VDC	
V ₁ -	Clock in negative-going threshold voltage		1.5	1.8	2.1	V _{DC}	
V _H	Clock in hysteresis (V _T +)-(V _T -)		0.6	1.3	2.0	V _{DC}	
VOL	Logical "0" clock R output voltage	I _{OL} = 360μA, V _{CC} = 4.75V _{DC}		l — —	0.4	V _{DC}	
V _{OH}	Logical "1" clock R output voltage	I _{OH} = -360μA, V _{CC} = 4.75V _{DC}	2.4		 	V _{DC}	
Data outpu	it and INTR			<u> </u>	1	• 100	
V _{OL}	Logical "0" output voltage			T			
	Data outputs	I _{OL} = 1.6mA, V _{CC} = 4.75V _{DC}			0.4	V _{DC}	
	INTR outputs	I _{OL} = 1.0mA, V _{CC} = 4.75V _{DC}			0.4	V _{DC}	
Voн	Logical "1" output voltage	I _{OH} = -360μA, V _{CC} = 4.75V _{DC}	2.4			V _{DC}	
¥OH		I _{OH} = -10μA, V _{CC} = 4.75V _{DC}	4.5				
OZL	3-state output leakage	V _{OUT} = 0V _{DC} , CS = logical "1"	-3			μA _{DC}	
оzн	3-state output leakage	V _{OUT} = 5V _{DC} , CS = logical "1"			3	μA _{DC}	
sc	+Output short-circuit current	V _{OUT} = 0V, T _A = 25°C	4.5	12	 	mA _{DC}	
sc	-Output short-circuit current	V _{OUT} = V _{CC} , T _A = 25°C	9.0	30		mA _{DC}	
CC OTES:	Power supply current	f _{CLK} = 1MHz, V _{REF} /2 = OPEN, CS = Logical "1", T _A = 25°C		3.0	3.5	mA	

Analog inputs must remain within the range: -0.05 ≤ V_{IN} ≤ V_{CC} + 0.05V.
 See typical performance characteristics for input resistance at V_{CC} = 5V.
 V_{REF}/2 and V_{IN} must be applied after the V_{CC} has been turned on to prevent the possibility of latching.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	то		TEST CONDITIONS	ADC0803/4			UNIT
			FROM		Min	Тур	Max	UNIT
	Conversion time			f _{CLK} =1MHz ¹	66		73	μs
fclk	Clock frequency ¹				0.1	1.0	3.0	MHz
OLIV	Clock duty cycle ¹				40		60	%
CR	Free-running conversion rate			CS=0, f _{CLK} =1MHz INTR tied to WR			13690	conv/s
t _W (WR)L	Start pulse width			CS =0	30			ns
tACC	Access time	Output	RD	CS=0, C _L =100pF		75	100	ns
t _{1H} , t _{0H}	3-State control	Output	RD	CL=10pF, R _L =10kΩ See 3-State test circuit		70	100	ns
tw1, t _{R1}	INTR delay	INTR	WD or RD			100	150	ns
C _{IN}	Logic input=capacitance					5	7.5	pF
Cout	3-State output capacitance					5	7.5	ρF

NOTES

FUNCTIONAL DESCRIPTION

These devices operate on the Successive Approximation principle. Analog switches are closed sequentially by successive approximation logic until the input to the auto-zero comparator [V_{IN}(+)-V_{IN}(-)] matches the voltage from the decoder. After all bits are tested and determined, the 8-bit binary code corresponding to the input voltage is transferred to an output latch. Conversion begins with the arrival of a pulse at the WR input if the CS input is low. On the High-to-Low transition of the signal at the WR or the CS input, the SAR is initialized, the shift register is reset, and the INTR output is set high. The A/D will remain in the reset state as long as the CS and WR inputs remain low. Conversion will start from one to eight clock periods after one or both of these inputs makes a Low-to-High transition. After the conversion is complete, the INTR pin will make a High-to-Low transition. This can be used to interrupt a processor, or otherwise signal the availability of a new conversion result. A read (RD) operation (with CS low) will clear the INTR line and enable the output latches. The device may be run in the free-running mode as described later. A conversion in progress can be interrupted by issuing another start command.

Digital Control Inputs

The digital control inputs (CS, WR, RD) are compatible with standard TTL logic voltage levels. The required signals at these inputs correspond to Chip Select, START Conversion, and Output Enable control signals, respectively. They are active-Low for easy interface to microprocessor and microcontroller control buses. For applications not using microprocessors, the CS input (Pin 1) can be grounded and the A/D START function is achieved by a negative-going pulse to the WR input (Pin 3). The Output Enable function is achieved by a logic low signal at the RD input (Pin 2), which may be grounded to constantly have the latest conversion present at the output.

ANALOG OPERATION

Analog Input Current

The analog comparisons are performed by a capacitive charge summing circuit. The input capacitor is switched between $V_{\rm IN(+)}4$ and $V_{\rm IN(-)}$, while reference capacitors are switched between taps on the reference voltage divider string. The net charge corresponds to the weighted difference between the input and the most recent total value set by the successive approximation register.

The internal switching action causes displacement currents to flow at the analog inputs. The voltage on the on-chip capacitance is switched through the analog differential input voltage, resulting in proportional currents entering the $V_{|N(+)}$ input and leaving the $V_{|N(+)}$ input. These transient currents occur at the leading edge of the internal clock pulses. They decay rapidly so do not inherently cause errors as the on-chip comparator is strobed at the end of the clock period.

Input Bypass Capacitors and Source Resistance

Bypass capacitors at the input will average the charges mentioned above, causing a DC and an AC current to flow through the output resistance of the analog signal sources. This charge pumping action is worse for continuous conversions with the $V_{\rm IN(+)}$ input at full scale. This current can be a few microamps, so bypass capacitors should NOT be used at the analog inputs of the $V_{\rm RE}/2$ input for high resistance sources (> 1k Ω). If input bypass capacitors are desired for noise filtering and a high source resistance is desired to minimize capacitor size, detrimental effects of the voltage drop across the input resistance can be eliminated by adjusting the full scale with both the input resistance and the input bypass capacitor in place. This is possible because the magnitude of the input current is a precise linear function of the differential voltage.

August 31, 1994

558

7110826 0078893 613 🖿

Accuracy is guaranteed at f_{CLK}=1MHz. Accuracy may degrade at higher clock frequencies.

ADC0803/4-1

Large values of source resistance where an input bypass capacitor is not used will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor (< $1 k \Omega)$ for a passive RC section or add an op amp active filter (low pass). For applications with source resistances at or below $1 k \Omega$, a $0.1 \mu F$ bypass capacitor at the inputs will prevent pickup due to series lead inductance or a long wire. A 100Ω series resistor can be used to isolate this capacitor (both the resistor and capacitor should be placed out of the feedback loop) from the output of the op amp, if used.

Analog Differential Voltage Inputs and Common-Mode Rejection

These A/D converters have additional flexibility due to the analog differential voltage input. The $V_{|N(\cdot)}$ input (Pin 7) can be used to subtract a fixed voltage from the input reading (tare correction). This is also useful in a 4/20mA current loop conversion. Common-mode noise can also be reduced by the use of the differential input.

The time interval between sampling $V_{|N(+)}$ and $V_{|N(-)}$ is 4.5 clock periods. The maximum error due to this time difference is given by:

where

V=error voltage due to sampling delay

V_P=peak value of common-mode voltage

f_{CM}=common mode frequency

For example, with a 60Hz common-mode frequency, f_{cm}, and a 1MHz A/D clock, F_{CLK}, keeping this error to 1/4 LSB (about 5mV) would allow a common-mode voltage, V_P, which is given by:

$$V_{P} = \frac{[V(max) (f_{CLK})]}{(2f_{CM})(4.5)}$$

٥

$$V_P = \frac{(5 \times 10^{-3}) (10^4)}{(6.28) (60) (4.5)} = 2.95V$$

The allowed range of analog input voltages usually places more severe restrictions on input common-mode voltage levels than this, however.

An analog input span less than the full 5V capability of the device, together with a relatively large zero offset, can be easily handled by use of the differential input. (See Reference Voltage Span Adjust).

Noise and Stray Pickup

The leads of the analog inputs (Pins 6 and 7) should be kept as short as possible to minimize input noise coupling and stray signal pick-up. Both EMI and undesired digital signal coupling to these inputs can cause system errors. The source resistance for these inputs should generally be below $5k\Omega$ to help avoid undesired noise pickup. Input bypass capacitors at the analog inputs can create errors as described previously. Full scale adjustment with any input bypass capacitors in place will eliminate these errors.

Reference Voltage

For application flexibility, these A/D converters have been designed to accommodate fixed reference voltages of 5V to Pin 20 or 2.5V to Pin 9, or an adjusted reference voltage at Pin 9. The reference can be set by forcing it at V_{REF}/2 input, or can be determined by the supply voltage (Pin 20). Figure 1 indicates how this is accomplished.

Reference Voltage Span Adjust

Note that the Pin 9 ($V_{REF}/2$) voltage is either 1/2 the voltage applied to the V_{CC} supply pin, or is equal to the voltage which is externally forced at the $V_{REF}/2$ pin. In addition to allowing for flexible references and full span voltages, this also allows for a ratiometric voltage reference. The internal gain of the $V_{REF}/2$ input is 2, making the full-scale differential input voltage twice the voltage at Pin 9.

For example, a dynamic voltage range of the analog input voltage that extends from 0 to 4V gives a span of 4V (4-0), so the V_{REF}/2 voltage can be made equal to 2V (half of the 4V span) and full scale output would correspond to 4V at the input.

On the other hand, if the dynamic input voltage had a range of 0.5 to 3.5V, the span or dynamic input range is 3V (3.5-0.5). To encode this 3V span with 0.5V yielding a code of zero, the minimum expected input (0.5V, in this case) is applied to the $V_{\rm IN}(\cdot)$ pin to account for the offset, and the $V_{\rm RE}/2$ pin is set to 1/2 the 3V span, or 1.5V. The A/D converter will now encode the $V_{\rm IN}(+)$ signal between 0.5 and 3.5V with 0.5V at the input corresponding to a code of zero and 3.5V at the input producing a full scale output code. The full 8 bits of resolution are thus applied over this reduced input voltage range. The required connections are shown in Figure 2.

Operating Mode

These converters can be operated in two modes:

- 1) absolute mode
- 2) ratiometric mode

In absolute mode applications, both the initial accuracy and the temperature stability of the reference voltage are important factors in the accuracy of the conversion. For $V_{\rm REF}/2$ voltages of 2.5V, initial errors of $\pm 1\,\rm CMB$ due to the gain of 2 at the $V_{\rm REF}/2$ input. In reduced span applications, the initial value and stability of the $V_{\rm REF}/2$ input voltage become even more important as the same error is a larger percentage of the $V_{\rm REF}/2$ nominal value. See Figure 3.

In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter, and, therefore, cancels out in the final digital code. See Figure 4.

Generally, the reference voltage will require an initial adjustment. Errors due to an improper reference voltage value appear as full-scale errors in the A/D transfer function.

ERRORS AND INPUT SPAN ADJUSTMENTS

There are many sources of error in any data converter, some of which can be adjusted out. Inherent errors, such as relative accuracy, cannot be eliminated, but such errors as full-scale and zero scale offset errors can be eliminated quite easily. See Figure 2.

Zero Scale Error

Zero scale error of an A/D is the difference of potential between the ideal 1/2 LSB value (9.8mV for $V_{\rm REF}/2=2.500V$) and that input voltage which just causes an output transition from code 0000 0000 to a code of 0000 0001.

If the minimum input value is not ground potential, a zero offset can be made. The converter can be made to output a digital code of 0000 0000 for the minimum expected input voltage by biasing the $V_{IN}(-)$ input to that minimum value expected at the $V_{IN}(-)$ input to that minimum value expected at the $V_{IN}(+)$ input. This uses the

August 31, 1994

559

7110826 0078894 55T I

differential mode of the converter. Any offset adjustment should be done prior to full scale adjustment.

Full Scale Adjustment

Full scale gain is adjusted by applying any desired offset voltage to $V_{IN}(\cdot)$, then applying the $V_{IN}(+)$ a voltage that is 1-1/2 LSB less than the desired analog full-scale voltage range and then adjusting the magnitude of $V_{REF}/2$ input voltage (or the V_{CC} supply if there is no $V_{REF}/2$ input connection) for a digital output code which just changes from 1111 1110 to 1111 11111. The ideal $V_{IN}(+)$ voltage for this full-scale adjustment is given by:

$$V_{IN}(+) = V_{IN}(-) - 1.5 \times \frac{V_{MAX} - V_{MIN}}{255}$$

where:

V_{MAX}=high end of analog input range (ground referenced)

V_{MIN}=low end (zero offset) of analog input (ground referenced)

CLOCKING OPTION

The clock signal for these A/Ds can be derived from external sources, such as a system clock, or self-clocking can be accomplished by adding an external resistor and capacitor, as shown in Figure 6.

Heavy capacitive or DC loading of the CLK R pin should be avoided as this will disturb normal converter operation. Loads less than 50pF are allowed. This permits driving up to seven A/D converter CLK IN pins of this family from a single CLK pin of one converter. For larger loading of the clock line, a CMOS or low power TTL buffer or PNP input logic should be used to minimize the loading on the CLK R pin.

Restart During a Conversion

A conversion in process can be halted and a new conversion began by bringing the CS and WR inputs low and allowing at least one of them to go high again. The output data latch is not updated if the conversion in progress is not completed; the data from the previously completed conversion will remain in the output data latches until a subsequent conversion is completed.

Continuous Conversion

To provide continuous conversion of input data, the CS and RD inputs are grounded and INTR output is tied to the WR input. This INTR/WR connection should be momentarily forced to a logic low upon power-up to insure circuit operation. See Figure 5 for one way to accomplish this.

DRIVING THE DATA BUS

This CMOS A/D converter, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry tied to the data bus will add to the total capacitive loading, even in the high impedance mode.

There are alternatives in handling this problem. The capacitive loading of the data bus slows down the response time, although DC specifications are still met. For systems with a relatively low CPU clock frequency, more time is available in which to establish proper logic levels on the bus, allowing higher capacitive loads to be driven (see Typical Performance Characteristics).

At higher CPU clock frequencies, time can be extended for I/O reads (and/or writes) by inserting wait states (8880) or using clock-extending circuits (6800, 8035).

Finally, if time is critical and capacitive loading is high, external bus drivers must be used. These can be 3-State buffers (low power Schottky is recommended, such as the N74LS240 series) or special higher current drive products designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended as the PNP input offers low loading of the A/D output, allowing better response time.

POWER SUPPLIES

Noise spikes on the V_{CC} line can cause conversion errors as the internal comparator will respond to them. A low inductance filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. A separate 5V regulator for the converter (and other 5V linear circuitry) will greatly reduce digital noise on the V_{CC} supply and the attendant problems.

WIRING AND LAYOUT PRECAUTIONS

Digital wire-wrap sockets and connections are not satisfactory for breadboarding this (or any) A/D converter. Sockets on PC boards can be used. All logic signal wires and leads should be grouped or kept as far as possible from the analog signal leads. Single wire analog input leads may pick up undesired hum and noise, requiring the use of shielded leads to the analog inputs in many applications.

A single-point analog ground separate from the logic or digital ground points should be used. The power supply bypass capacitor and the self-clocking capacitor, if used, should be returned to digital ground. Any $V_{\rm REF}/2$ bypass capacitor, analog input filter capacitors, and any input shielding should be returned to the analog ground point. Proper grounding will minimize zero-scale errors which are present in every code. Zero-scale errors can usually be traced to improper board layout and wiring.

APPLICATIONS

Microprocessor Interfacing

This family of A/D converters was designed for easy microprocessor interfacing. These converters can be memory mapped with appropriate memory address decoding for CS (read) input. The active-Low write pulse from the processor is then connected to the WR input of the A/D converter, while the processor active-Low read pulse is fed to the converter RD input to read the converted data. If the clock signal is derived from the microprocessor system clock, the designer/programmer should be sure that there is no attempt to read the converter until 74 converter clock pulses after the start pulse goes high. Alternatively, the INTR pin may be used to interrupt the processor to cause reading of the converted data. Of course, the converter can be connected and addressed as a peripheral (in I/O space), as shown in Figure 7. A bus driver should be used as a buffer to the A/D output in large microprocessor systems where the data leaves the PC board and/or must drive capacitive loads in excess of 100pF. See Figure 9.

Interfacing the SCN8048 microcomputer family is pretty simple, as shown in Figure 8. Since the SCN8048 family has 24 I/O lines, one of these (shown here as bit 0 or port 1) can be used as the chip select signal to the converter, eliminating the need for an address

August 31, 1994

560

■ 7110826 0078895 496 **■**

ADC0803/4-1

decoder. The RD and WR signals are generated by reading from and writing to a dummy address.

Digitizing a Transducer Interface Output

Circuit Description

Figure 10 shows an example of digitizing transducer interface output voltage. In this case, the transducer interface is the NE5521, an LVDT (Linear Variable Differential Transformer) Signal Conditioner. The diode at the A/D input is used to insure that the input to the A/D does not go excessively beyond the supply voltage of the A/D. See the NE5521 data sheet for a complete description of the operation of that part.

Circuit Adjustment

To adjust the full scale and zero scale of the A/D, determine the range of voltages that the transducer interface output will take on. Set the LVDT core for null and set the Zero Scale Scale Adjust Potentiometer for a digital output from the A/D of 1000 000. Set the LVDT core for maximum voltage from the interface and set the Full Scale Adjust potentiometer so the A/D output is just barely 1111 1111.

A Digital Thermostat

Circuit Description

The schematic of a Digital Thermostat is shown in Figure 11. The A/D digitizes the output of the LM35, a temperature transducer IC with an output of 10mV per °C. With V_{REF}/2 set for 2.56V, this 10mV corresponds to 1/2 LSB and the circuit resolution is 2°C. Reducing V_{REF}/2 to 1.28 yields a resolution of 1°C. Of course, the lower V_{REF}/2 is, the more sensitive the A/D will be to noise.

The desired temperature is set by holding either of the set buttons closed. The SCC80C451 programming could cause the desired (set) temperature to be displayed while either button is depressed and for a short time after it is released. At other times the ambient temperature could be displayed.


The set temperature is stored in an SCN8051 internal register. The A/D conversion is started by writing anything at all to the A/D with port pin P10 set high. The desired temperature is compared with the digitized actual temperature, and the heater is turned on or off by clearing setting port pin P12. If desired, another port pin could be used to turn on or off an air conditioner.

The display drivers are NE587s if common anode LED displays are used. Of course, it is possible to interface to LCD displays as well.

August 31, 1994

561


7110826 0078896 322




August 31, 1994

ADC0803/4-1

3-STATE TEST CIRCUITS AND WAVEFORMS (ADC0801-1)




TIMING DIAGRAMS (All timing is measured from the 50% voltage points)



August 31, 1994

ADC0803/4-1






Figure 1. Internal Reference Design






Figure 3. Absolute Mode of Operation



August 31, 1994

ADC0803/4-1




August 31, 1994


565

- 7110826 0078900 683

ADC0803/4-1



ADC0803/4-1



August 31, 1994