DRAM MODULE

2 MEG x 64

16 MEGABYTE, 3.3V, FAST PAGE OR EDO PAGE MODE, OPTIONAL SELF REFRESH

NEW | DRAM DIMM

FEATURES

- JEDEC- and industry-standard pinout in a 168-pin, dual-in-line memory module (DIMM)
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Low power, 8mW standby; 1,600mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$-BEFORE-$\overline{\text{RAS}}$ (CBR), HIDDEN; Extended and SELF REFRESH
- All inputs are buffered except $\overline{\text{RAS}}$
- 2,048-cycle refresh distributed across 32ms or 2,048-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles
- 5V tolerant I/Os (5.5V maximum V_{IH} level)

OPTIONS — MARKING

OPTIONS	MARKING
• Timing	
60ns access	-6
70ns access	-7
• Components	
SOJ	D
TSOP	DT
• Packages	
168-pin DIMM (gold)	G
• Refresh	
Standard/32ms	Blank
SELF REFRESH/128ms	S

KEY TIMING PARAMETERS

EDO option

SPEED	^tRC	^tRAC	^tPC	^tAA	^tCAC	^tCAS
-6	110ns	60ns	25ns	35ns	20ns	10ns
-7	130ns	70ns	30ns	40ns	25ns	12ns

FPM option

SPEED	^tRC	^tRAC	^tPC	^tAA	^tCAC	^tRP
-6	110ns	60ns	35ns	35ns	20ns	40ns
-7	130ns	70ns	40ns	40ns	25ns	50ns

PIN ASSIGNMENT (Front View)

168-Pin DIMM

(DE-11) SOJ Version
(DE-12) TSOP Version

PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	$\overline{\text{OE2}}$	86	DQ32	128	RFU
3	DQ1	45	$\overline{\text{RAS2}}$	87	DQ33	129	NC
4	DQ2	46	$\overline{\text{CAS4}}$	88	DQ34	130	$\overline{\text{CAS5}}$
5	DQ3	47	$\overline{\text{CAS6}}$	89	DQ35	131	$\overline{\text{CAS7}}$
6	Vcc	48	$\overline{\text{WE2}}$	90	Vcc	132	$\overline{\text{PDE}}$
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	NC	53	DQ17	95	NC	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	NC	64	RFU	106	NC	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	NC	108	NC	150	NC
25	NC	67	DQ24	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	$\overline{\text{WE0}}$	69	DQ25	111	RFU	153	DQ57
28	$\overline{\text{CAS0}}$	70	DQ26	112	$\overline{\text{CAS1}}$	154	DQ58
29	$\overline{\text{CAS2}}$	71	DQ27	113	$\overline{\text{CAS3}}$	155	DQ59
30	$\overline{\text{RAS0}}$	72	DQ28	11	NC	156	DQ60
31	$\overline{\text{OE0}}$	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	NC	119	A5	161	NC
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©1995, Micron Technology, Inc.

6111549 0012615 26T

VALID PART NUMBERS

PART NUMBER	DESCRIPTION
MT8LDT264G-xx	2 Meg x 64, FPM, TSOP
MT8LDT264G-xx S	2 Meg x 64, FPM, S*, TSOP
MT8LDT264G-xx X	2 Meg x 64, EDO, TSOP
MT8LDT264G-xx XS	2 Meg x 64, EDO, S*, TSOP
MT8LD264G-xx	2 Meg x 64, FPM, SOJ
MT8LD264G-xx S	2 Meg x 64, FPM, S*, SOJ
MT8LD264G-xx X	2 Meg x 64, EDO, SOJ
MT8LD264G-xx XS	2 Meg x 64, EDO, S*, SOJ

*S = SELF REFRESH

GENERAL DESCRIPTION

The MT8LD(T)264(X)(S) is a randomly accessed solid-state memory containing 2,097,152 words organized in a x64 configuration. It is specially processed to operate from 3.0V to 3.6V for low voltage memory systems.

During READ or WRITE cycles, each bit is uniquely addressed through the 21 address bits. The address is entered first by $\overline{RAS}$ latching 11 bits and then $\overline{CAS}$ latching 10 bits. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for 4-byte applications which interleave between two 4-byte banks. A0 is common to the DRAMs used for DQ0-DQ31, while B0 is common to the DRAMs used for DQ32-DQ63.

READ and WRITE cycles are selected with the $\overline{WE}$ input. A logic HIGH on $\overline{WE}$ dictates READ mode while a logic LOW on $\overline{WE}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{WE}$ or $\overline{CAS}$, whichever occurs last. EARLY WRITE occurs when $\overline{WE}$ goes LOW prior to $\overline{CAS}$ going LOW, and the output pin(s) remain open (High-Z) until the next $\overline{CAS}$ cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{RAS}$ followed by a column-address strobed-in by $\overline{CAS}$. $\overline{CAS}$ may be toggled-in by holding $\overline{RAS}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{RAS}$ HIGH terminates the FAST PAGE MODE operation.

EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after $\overline{CAS}$ goes back HIGH. EDO provides for $\overline{CAS}$ precharge time (^tCP) to occur without the output data going invalid. This elimination of $\overline{CAS}$ output control provides for pipeline READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{CAS}$. EDO-PAGE-MODE DRAMs operate similar to FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after $\overline{CAS}$ goes HIGH during READs, provided $\overline{RAS}$ and $\overline{OE}$ are held LOW. If $\overline{OE}$ is pulsed while $\overline{RAS}$ and $\overline{CAS}$ are LOW, data will toggle from valid data to High-Z and back to the same valid data. If $\overline{OE}$ is toggled or pulsed after $\overline{CAS}$ goes HIGH while $\overline{RAS}$ remains LOW, data will transition to and remain High-Z.

If the DQ outputs are wire OR'd, $\overline{OE}$ must be used to disable idle banks of DRAMs. Alternatively, pulsing $\overline{WE}$ to the idle banks during $\overline{CAS}$ HIGH time will also High-Z the outputs. Independent of $\overline{OE}$ control, the outputs will disable after ^tOFF, which is referenced from the rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last (reference the MT4LC2M8E7(S) DRAM data sheet for additional information on EDO functionality).

REFRESH

Returning $\overline{RAS}$ and $\overline{CAS}$ HIGH terminates a memory cycle, and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{RAS}$ HIGH time. Correct memory cell data is preserved by maintaining power and executing any $\overline{RAS}$ cycle (READ, WRITE) or $\overline{RAS}$ refresh cycle ($\overline{RAS}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{RAS}$ addresses (A0-A10) are executed at least every 32ms (128ms "S" version), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{RAS}$ addressing.

An additional SELF REFRESH mode is also available. The "S" version allows the user the choice of a fully static, low-power, data-retention mode, or a dynamic refresh mode at the extended refresh period of 128ms, four times longer than the standard 32ms specifications. The module's SELF REFRESH mode is initiated by performing a CBR REFRESH cycle and holding $\overline{RAS}$ LOW for the specified ^tRASS. Additionally, the "S" version allows for an extended refresh rate of 62.5µs per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving $\overline{RAS}$ HIGH for the time minimum of an operation cycle, typically ^tRPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{RAS}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR REFRESH sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{RAS}$ ONLY or burst refresh sequence, all 2,048 rows must be refreshed within 300µs prior to the resumption of normal operation.

Micron Technology, Inc reserves the right to change products or specifications without notice
©1995, Micron Technology, Inc

6111549 0012616 1T6

NEW DRAM DIMM

FUNCTIONAL BLOCK DIAGRAM



PRESENCE DETECT GENERATOR

E

PD1-PD8

PDE

2 Meg x 64 - MT8LDT264G(S)
U1-U8 = MT4LC2M8B1(S) FAST PAGE MODE

2 Meg x 64 - MT8LD(T)264G X(S)
U1-U8 = MT4LC2M8E7(S) EDO PAGE MODE

NOTE: 1. All inputs with the exception of $\overline{RAS}$ are redriven.
2. D = line buffers.

Micron Technology Inc reserves the right to change products or specifications without notice
©1995, Micron Technology Inc

6111549 0012617 032

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{RAS0}$, $\overline{RAS2}$	Input	Row-Address Strobe: $\overline{RAS}$ is used to clock-in the 11 row-address bits. Two $\overline{RAS}$ inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{CAS0\text{-}7}$	Buffered Input	Column-Address Strobe: $\overline{CAS}$ is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight $\overline{CAS}$ inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{WE0}$, $\overline{WE2}$	Buffered Input	Write Enable: $\overline{WE}$ is the READ/WRITE control for the DQ pins. $\overline{WE0}$ controls DQ0-DQ31. $\overline{WE2}$ controls DQ32-DQ63. If $\overline{WE}$ is LOW prior to $\overline{CAS}$ going LOW, the access is an EARLY WRITE cycle. If $\overline{WE}$ is HIGH while $\overline{CAS}$ is LOW, the access is a READ cycle, provided $\overline{OE}$ is also LOW. If WE goes LOW after $\overline{CAS}$ goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{OE0}$, $\overline{OE2}$	Buffered Input	Output Enable: $\overline{OE}$ is the input/output control for the DQ pins. $\overline{OE0}$ controls DQ0-DQ31. $\overline{OE2}$ controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{RAS}$ and $\overline{CAS}$. A0 is common to the DRAMs used for DQ0-DQ31, while B0 is common to the DRAMs used for DQ32-DQ63.
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149,151,153-156,158-160	DQ0-DQ63	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITEs may be performed by using the corresponding $\overline{CAS}$ select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	Buffered Output	Presence-Detect: These pins are read by the host system and tell the system the DIMM's personality. They will be either driven to V_{OH} (1) or they will be driven to V_{OL} (0).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	—	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	V_{CC}	Supply	Power Supply: +3.3V ± 0.3V
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152,162	V_{SS}	Supply	Ground

Micron Technology, Inc. reserves the right to change products or specifications without notice
©1995 Micron Technology, Inc.

6111549 0012618 T79

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
83, 167	ID0, ID1	Output	ID bits: ID0 = DIMM type. ID1 = Refresh Mode. These pins will be either left floating (NC) or they will be grounded (Vss).
132	$\overline{PDE}$	Input	Presence-Detect Enable: $\overline{PDE}$ is the READ control for the buffered presence-detect pins.
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150,161	NC	—	No connect.

TRUTH TABLE

FUNCTION		$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	$\overline{OE}$	$\overline{PDE}$	ADDRESSES		DATA-IN/OUT
							${}^tR$	${}^tC$	DQ0-63
Standby		H	H→X	X	X	X	X	X	High-Z
READ		L	L	H	L	X	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	X	ROW	COL	Data-Out, Data-In
EDO/FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	X	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	X	n/a	COL	Data-Out
EDO/FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	X	n/a	COL	Data-In
EDO/FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	X	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	X	n/a	COL	Data-Out, Data-In
$\overline{RAS}$-ONLY REFRESH		H	X	X	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	X	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	X	High-Z
SELF REFRESH (S version)		H→L	L	H	X	X	X	X	High-Z
READ PRESENCE-DETECTS		X	X	X	X	L	X	X	Not Affected

Micron Technology Inc reserves the right to change products or specifications without notice
©1995, Micron Technology Inc

NEW | DRAM DIMM

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			1	1	1	1				
2MB	256K x 64/72	9/9			0	0	0	0				
4MB	512K x 64/72	9/9			1	0	0	0				
4MB	512K x 64/72/80	10/9			0	1	0	0				
8MB	1 Meg x 64/72/80	10/9			1	1	0	0				
8MB	1 Meg x 64/72/80	10/10			0	0	1	0				
16MB	2 Meg x 64/72/80	10/10			1	0	1	0				
• 16MB	2 Meg x 64/72/80	11/10			1	0	0	1				
32MB	4 Meg x 64/72/80	11/10			0	1	0	1				
32MB	4 Meg x 64/72/80	12*/11*			1	1	0	1				
64MB	8 Meg x 64/72/80	12/10			0	0	1	0				
Page Mode		Fast Page Mode							0			
		EDO Page Mode							1			
Access Timing		80ns								1	0	
		70ns								0	1	
		60ns								1	1	
		50ns								0	0	
Refresh Control		Standard		Vss								
		Self		NC								
Data Width, Parity		x64, No Parity	Vss									1
		x72, Parity	NC									1
		x72, ECC	Vss									0
		x80, ECC	NC									0

NOTE: Vss = ground; 0 = V_{OL}; 1 = V_{OH}.

* This addressing includes a redundant address to allow mixing of 12/10 and 11/11 DRAMs with the same presence-detect setting.

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©1995, Micron Technology, Inc.

6111549 0012620 627

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Pin Relative to Vss .... -1V to +4.6V
Voltage on Inputs or I/O Pins
Relative to Vss .... -1V to +5.5V
Operating Temperature, T_A (ambient) .... 0°C to +70°C
Storage Temperature (plastic) .... -55°C to +125°C
Power Dissipation 8W
Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs		VIH	2.0	5.5	V	
Input Low (Logic 0) Voltage, all inputs		VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ VIN ≤ 5.5V (All other pins not under test = 0V) for each package input	$\overline{CAS0}$ - $\overline{CAS7}$ A0-A10, B0 $\overline{WE0,2}$, $\overline{OE0,2}$	II1	-2	2	µA	
	$\overline{RAS0,2}$	II2	-8	8	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ VOUT ≤ 5.5V) for each package input	DQ0 - DQ63	IOZ	-10	10	µA	
OUTPUT LEVELS Output High Voltage (IOUT = -2mA)		VOH	2.4		V	
Output Low Voltage (IOUT = 2mA)		VOL		0.4	V	

Micron Technology Inc reserves the right to change products or specifications without notice
©1995, Micron Technology Inc

6111549 0012621 563

NEW | DRAM DIMM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX -6	MAX -7	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	16MB	16	16	mA	28
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	16MB	4	4	mA	28
	Icc2 (S only)	16MB	1.2	1.2	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC [MIN])	Icc3	16MB	1,040	960	mA	3, 4, 28, 32
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC [MIN])	Icc4	16MB	720	640	mA	3, 4, 28, 32
OPERATING CURRENT: EDO PAGE MODE (X version only) Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC [MIN])	Icc5 (X only)	16MB	960	880	mA	3, 4, 28, 32
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = VIH: tRC = tRC [MIN])	Icc6	16MB	1,040	960	mA	3, 32, 28
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: tRC = tRC [MIN])	Icc7	16MB	1,040	960	mA	3, 5, 28
REFRESH CURRENT: Extended CBR (S version only) Average power supply current CAS = 0.2V or CBR cycling; RAS = tRAS (MIN); WE = Vcc -0.2V; A0-A10, OE and DIN = Vcc -0.2V or 0.2V (DIN may be left open); tRC = 62.5µs (2,048 rows at 62.5µs = 128ms)	Icc8 (S only)	16MB	2.4	2.4	mA	3, 5, 28
REFRESH CURRENT: SELF (S version only) Average power supply current during SELF REFRESH; CBR cycling with RAS ≥ tRASS (MIN) and CAS held LOW; WE = Vcc -0.2V; A0-A10, OE and DIN = Vcc -0.2V or 0.2V (DIN may be left open)	Icc9 (S only)	16MB	2.4	2.4	mA	5, 28

Micron Technology, Inc. reserves the right to change products or specifications without notice
©1995, Micron Technology Inc

6111549 0012622 4TT

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C_{I1}		9	pF	2
Input Capacitance: $\overline{WE0}$, $\overline{WE2}$, $\overline{OE0}$, $\overline{OE2}$	C_{I2}		9	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C_{I3}		40	pF	2
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS7}$	C_{I4}		9	pF	2
Input/Output Capacitance: DQ0 - DQ63	C_{IO}		10	pF	2
Output Capacitance: PD1-PD8	C_O		10	pF	2

FAST PAGE MODE ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V)

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	^tAA		35		40	ns	25
Column-address hold time (referenced to $\overline{RAS}$)	^tAR	48		53		ns	24
Column-address setup time	^tASC	2		2		ns	23
Row-address setup time	^tASR	5		5		ns	25
Column-address to $\overline{WE}$ delay time	^tAWD	57		62		ns	23, 30
Access time from $\overline{CAS}$	^tCAC		20		25	ns	15, 25
Column-address hold time	^tCAH	15		20		ns	25
$\overline{CAS}$ pulse width	^tCAS	15	10,000	20	10,000	ns	
$\overline{RAS}$ LOW to "don't care" during SELF REFRESH	^tCHD	15		15		ns	31
$\overline{CAS}$ hold time (CBR REFRESH)	^tCHR	13		13		ns	5, 24
$\overline{CAS}$ to output in Low-Z	^tCLZ	5		5		ns	23, 33
$\overline{CAS}$ precharge time	^tCP	10		10		ns	16
Access time from $\overline{CAS}$ precharge	^tCPA		40		45	ns	25
$\overline{CAS}$ to $\overline{RAS}$ precharge time	^tCRP	10		10		ns	25
$\overline{CAS}$ hold time	^tCSH	58		68		ns	24
$\overline{CAS}$ setup time (CBR REFRESH)	^tCSR	7		7		ns	5, 23
$\overline{CAS}$ to $\overline{WE}$ delay time	^tCWD	42		47		ns	23, 30
Write command to $\overline{CAS}$ lead time	^tCWL	15		20		ns	
Data-in hold time	^tDH	15		20		ns	25, 29
Data-in hold time (referenced to $\overline{RAS}$)	^tDHR	45		55		ns	
Data-in setup time	^tDS	-2		-2		ns	24, 29
Output disable	^tOD	3	15	3	20	ns	33
Output enable	^tOE		15		20	ns	
$\overline{OE}$ hold time from $\overline{WE}$ during READ-MODIFY-WRITE cycle	^tOEH	13		13		ns	24

Micron Technology, Inc. reserves the right to change products or specifications without notice
©1995 Micron Technology Inc

6111549 0012623 336

NEW DRAM DIMM

FAST PAGE MODE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V)

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	tOFF	5	20	5	25	ns	20, 27, 36
OE setup prior to RAS during HIDDEN REFRESH cycle	tORD	0		0		ns	20
FAST-PAGE-MODE READ or WRITE cycle time	tPC	35		40		ns	
PDE to valid presence-detect data	tPD		10		10	ns	35
PDE inactive to presence-detects inactive	tPDOFF	2		2		ns	34
FAST-PAGE-MODE READ-WRITE cycle time	tPRWC	87		97		ns	23
Access time from RAS	tRAC		60		70	ns	14
RAS to column-address delay time	tRAD	13	25	13	30	ns	18, 26
Row-address hold time	tRAH	8		8		ns	24
Column-address to RAS lead time	tRAL	35		40		ns	25
RAS pulse width	tRAS	60	10,000	70	10,000	ns	
RAS pulse width (FAST PAGE MODE)	tRASP	60	100,000	70	100,000	ns	
RAS pulse width during SELF REFRESH	tRASS	100		100		µs	31
Random READ or WRITE cycle time	tRC	110		130		ns	
RAS to CAS delay time	tRCD	18	40	18	45	ns	17, 26
Read command hold time (referenced to CAS)	tRCH	2		2		ns	19, 23
Read command setup time	tRCS	2		2		ns	23
Refresh period (2,048 cycles) - 2 Meg x 64	tREF		32		32	ms	
Refresh period (2,048 cycles) - 2 Meg x 64 S version	tREF		128		128	ms	
RAS precharge time	tRP	40		50		ns	
RAS to CAS precharge time	tRPC	0		0		ns	
RAS precharge time during SELF REFRESH	tRPS	110		130		ns	31
Read command hold time (referenced to RAS)	tRRH	0		0		ns	19
RAS hold time	tRSH	20		25		ns	25
READ WRITE cycle time	tRWC	155		185		ns	25
RAS to WE delay time	tRWD	87		97		ns	23, 30
Write command to RAS lead time	tRWL	20		25		ns	25
Transition time (rise or fall)	tT	3	50	3	50	ns	
Write command hold time	tWCH	15		20		ns	25
Write command hold time (referenced to RAS)	tWCR	43		53		ns	24
WE command setup time	tWCS	2		2		ns	23, 30
Write command pulse width	tWP	10		15		ns	
WE hold time (CBR REFRESH)	tWRH	8		8		ns	22, 24
WE setup time (CBR REFRESH)	tWRP	12		12		ns	22, 23

Micron Technology, Inc. reserves the right to change products or specifications without notice.
©1995 Micron Technology, Inc.

6111549 0012624 272

EDO PAGE MODE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V)

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	^tAA		35		40	ns	25
Column-address setup to $\overline{CAS}$ precharge during writes	^tACH	15		15		ns	
Column-address hold time (referenced to $\overline{RAS}$)	^tAR	43		53		ns	24
Column-address setup time	^tASC	2		2		ns	23
Row-address setup time	^tASR	5		5		ns	25
Column-address to $\overline{WE}$ delay time	^tAWD	57		67		ns	23, 30
Access time from $\overline{CAS}$	^tCAC		20		25	ns	15, 25
Column-address hold time	^tCAH	15		17		ns	25
$\overline{CAS}$ pulse width	^tCAS	10	10,000	12	10,000	ns	
$\overline{RAS}$ LOW to "don't care" during SELF REFRESH	^tCHD	15		15		ns	31
$\overline{CAS}$ hold time (CBR REFRESH)	^tCHR	8		10		ns	5, 24
$\overline{CAS}$ to output in Low-Z	^tCLZ	2		2		ns	23
Data output hold after $\overline{CAS}$ LOW	^tCOH	7		7		ns	23
$\overline{CAS}$ precharge time	^tCP	10		10		ns	16
Access time from $\overline{CAS}$ precharge	^tCPA		40		45	ns	25
$\overline{CAS}$ to $\overline{RAS}$ precharge time	^tCRP	10		10		ns	25
$\overline{CAS}$ hold time	^tCSH	48		53		ns	24
$\overline{CAS}$ setup time (CBR REFRESH)	^tCSR	7		7		ns	5, 23
$\overline{CAS}$ to $\overline{WE}$ delay time	^tCWD	37		42		ns	23, 30
Write command to $\overline{CAS}$ lead time	^tCWL	15		15		ns	
Data-in hold time	^tDH	15		17		ns	25, 29
Data-in hold time (referenced to $\overline{RAS}$)	^tDHR	45		55		ns	
Data-in setup time	^tDS	-2		-2		ns	24, 29
Output disable	^tOD	0	15	0	15	ns	
Output enable	^tOE		15		15	ns	
$\overline{OE}$ hold time from $\overline{WE}$ during READ-MODIFY-WRITE cycle	^tOEH	10		10		ns	24
$\overline{OE}$ HIGH hold time from $\overline{CAS}$ HIGH	^tOEHC	10		10		ns	
$\overline{OE}$ HIGH pulse width	^tOEP	10		10		ns	
$\overline{OE}$ LOW to $\overline{CAS}$ HIGH setup time	^tOES	5		5		ns	
Output buffer turn-off delay	^tOFF	5	20	5	20	ns	20, 27, 36
$\overline{OE}$ setup prior to $\overline{RAS}$ during HIDDEN REFRESH cycle	^tORD	0		0		ns	20
EDO-PAGE-MODE READ or WRITE cycle time	^tPC	25		30		ns	
$\overline{PDE}$ to Valid Presence-Detect Data	^tPD		10		10	ns	35
$\overline{PDE}$ Inactive to Presence-Detects Inactive	^tPDOFF	2		2		ns	34
EDO-PAGE-MODE READ-WRITE cycle time	^tPRWC	77		87		ns	23
Access time from $\overline{RAS}$	^tRAC		60		70	ns	14
$\overline{RAS}$ to column-address delay time	^tRAD	10	25	10	30	ns	18, 26
Row-address hold time	^tRAH	8		8		ns	24
Column-address to $\overline{RAS}$ lead time	^tRAL	35		40		ns	25
$\overline{RAS}$ pulse width	^tRAS	60	10,000	70	10,000	ns	
$\overline{RAS}$ pulse width (EDO PAGE MODE)	^tRASP	60	125,000	70	125,000	ns	
$\overline{RAS}$ pulse width during SELF REFRESH	^tRASS	100		100		µs	31
Random READ or WRITE cycle time	^tRC	110		130		ns	

Micron Technology Inc reserves the right to change products or specifications without notice
©1995 Micron Technology, Inc

6111549 0012625 109

EDO PAGE MODE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +3.3V ±0.3V)

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
$\overline{RAS}$ to $\overline{CAS}$ delay time	^tRCD	12	40	12	45	ns	17, 26
Read command hold time (referenced to $\overline{CAS}$)	^tRCH	2		2		ns	19, 23
Read command setup time	^tRCS	2		2		ns	23
Refresh period (2,048 cycles) - 2 Meg x 64	^tREF		32		32	ms	
Refresh period (2,048 cycles) - 2 Meg x 64 S version	^tREF		128		128	ms	
$\overline{RAS}$ precharge time	^tRP	40		50		ns	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	^tRPC	0		0		ns	
$\overline{RAS}$ precharge time during SELF REFRESH	^tRPS	110		130		ns	31
Read command hold time (referenced to $\overline{RAS}$)	^tRRH	0		0		ns	19
$\overline{RAS}$ hold time	^tRSH	15		17		ns	25
READ WRITE cycle time	^tRWC	155		182		ns	25
$\overline{RAS}$ to $\overline{WE}$ delay time	^tRWD	82		92		ns	23, 30
Write command to $\overline{RAS}$ lead time	^tRWL	20		20		ns	25
Transition time (rise or fall)	^tT	2	50	2	50	ns	
Write command hold time	^tWCH	15		17		ns	25
Write command hold time (referenced to $\overline{RAS}$)	^tWCR	43		53		ns	24
$\overline{WE}$ command setup time	^tWCS	2		2		ns	23, 30
Output disable delay from $\overline{WE}$ ($\overline{CAS}$ HIGH)	^tWHZ	2	18	2	20	ns	27
Write command pulse width	^tWP	10		12		ns	
$\overline{WE}$ pulse width for output disable when $\overline{CAS}$ HIGH	^tWPZ	10		12		ns	
$\overline{WE}$ hold time (CBR REFRESH)	^tWRH	8		8		ns	22, 24
$\overline{WE}$ setup time (CBR REFRESH)	^tWRP	12		12		ns	22, 23

Micron Technology Inc., reserves the right to change products or specifications without notice
©1995, Micron Technology, Inc

6111549 0012626 045

NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. Vcc = +3.3V; f = 1 MHz.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns for FPM and 2.5ns for EDO.
9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
11. If CAS = VIH, data output is High-Z.
12. If CAS = VIL, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF and VOL = 0.8V and VOH = 2.0V.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than thespecified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
22. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of tWRP and tWRH in the CBR REFRESH cycle.
23. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
24. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A +5ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A -2ns (MIN) and a -5ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A +2ns (MIN) and a +5ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by one-half when used in the x32 mode.
29. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
30. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.

Micron Technology Inc reserves the right to change products or specifications without notice
©1995 Micron Technology Inc

6111549 0012627 T81

NOTES (continued)

31. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode.) Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
32. Column-address changed once each cycle.
33. The 3ns minimum is a parameter guaranteed by design.
34. tPDOFF MAX is determined by the pullup resistor value. Care must be taken to ensure adequate recovery time prior to reading valid up-level on subsequent DIMM position.
35. Measured with the specified current load and 100pf.
36. For FAST PAGE MODE option, tOFF is determined by the first $\overline{RAS}$ or $\overline{CAS}$ signal to transition HIGH. In comparison, tOFF on an EDO option is determined by the latter of the $\overline{RAS}$ and $\overline{CAS}$ signal to transition HIGH.
37. Applies to both EDO and FAST PAGE MODEs.

Micron Technology Inc. reserves the right to change products or specifications without notice.
©1995 Micron Technology, Inc.

6111549 0012628 918

READ CYCLE [37]



EARLY WRITE CYCLE [37]



DON'T CARE

UNDEFINED

NOTE:
1. Although $\overline{WE}$ is a "don't care" at $\overline{RAS}$ time during an access cycle (READ or WRITE), the system designer should implement $\overline{WE}$ HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.
2. tOFF is referenced from rising edge of $\overline{RAS}$ or $\overline{CAS}$, which ever occurs last.

NEW DRAM DIMM

Micron Technology Inc., reserves the right to change products or specifications without notice
©1995 Micron Technology Inc

6111549 0012629 854

FAST-PAGE-MODE READ CYCLE



EDO-PAGE-MODE READ CYCLE [37]



DON'T CARE

UNDEFINED

NOTE: 1. Although $\overline{WE}$ is a "don't care" at $\overline{RAS}$ time during an access cycle (READ or WRITE), the system designer should implement $\overline{WE}$ HIGH for ᵗWRP and ᵗWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

Micron Technology, Inc. reserves the right to change products or specifications without notice
©1995, Micron Technology, Inc

6111549 0012630 576

FAST-PAGE-MODE EARLY-WRITE CYCLE



EDO-PAGE-MODE EARLY-WRITE CYCLE



DON'T CARE

UNDEFINED

NOTE: 1. Although $\overline{WE}$ is a "don't care" at $\overline{RAS}$ time during an access cycle (READ or WRITE), the system designer should implement $\overline{WE}$ HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

NEW | DRAM DIMM

Micron Technology Inc reserves the right to change products or specifications without notice
©1995 Micron Technology, Inc

6111549 0012631 402

READ WRITE CYCLE [37]

(LATE WRITE and READ-MODIFY-WRITE cycles)



EDO/FAST-PAGE-MODE READ-WRITE CYCLE [37]

(LATE WRITE and READ-MODIFY-WRITE cycles)



NOTE:
1. tPC is for LATE WRITE cycles only.
2. Although $\overline{WE}$ is a "don't care" at $\overline{RAS}$ time during an access cycle (READ or WRITE), the system designer should implement $\overline{WE}$ HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©1995, Micron Technology, Inc.

6111549 0012632 349

RAS-ONLY REFRESH CYCLE [37]
(WE = DON'T CARE)



EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)



NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

Micron Technology, Inc., reserves the right to change products or specifications without notice.
©1995, Micron Technology, Inc.

6111549 0012633 285

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)



PRESENCE-DETECT READ CYCLE [37]



NOTE: 1. Do not drive data prior to tristate.
2. PD pins must be pulled HIGH at next level.

Micron Technology, Inc. reserves the right to change products or specifications without notice
©1995 Micron Technology, Inc

6111549 0012634 111

EDO READ CYCLE
(with $\overline{WE}$-controlled disable)



HIDDEN REFRESH CYCLE[21, 37]
($\overline{WE}$ = HIGH; $\overline{OE}$ = LOW)



NOTE: 1. Although $\overline{WE}$ is a "don't care" at $\overline{RAS}$ time during an access cycle (READ or WRITE), the system designer should implement $\overline{WE}$ HIGH for ^tWRP and ^tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

Micron Technology Inc, reserves the right to change products or specifications without notice
©1995, Micron Technology, Inc

6111549 0012635 058

NEW DRAM DIMM

CBR REFRESH CYCLE [37]

(Addresses, $\overline{OE}$ = DON'T CARE)



SELF REFRESH CYCLE [37]

(Addresses and $\overline{OE}$ = DON'T CARE)



NOTE:
1. Once ^{t}RASS (MIN) is met and $\overline{RAS}$ remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once ^{t}RPS is satisfied, a compete burst of all rows should be executed.

Micron Technology, Inc., reserves the right to change products or specifications without notice
©1995, Micron Technology, Inc

6111549 0012636 T94