

25 Ohm Series Fast CMOS Octal D Flip-Flop with Master Reset

Product Features:

- PI74FCT2273T has the same speed and drive of Bipolar FAST™ "F" series, at CMOS power levels.
 - "A" speeds at 7.2 ns max.
 - "C" speeds at 5.8 ns max.
 - "D" speeds are an industry first, at 4.4 ns max.
- 25Ω series resistor on all outputs
- TTL input and output levels, reducing problematic "ground bounce"
- High output drive, $I_{OL} = 12$ mA
- Extremely low static power (1 mW, typ.)
- Industry standard pinout, plug into existing "74F" sockets for speed enhancement at reduced power levels
- Octal D Flip-flops with Master Reset
- Hysteresis on all inputs
- Packaged in 20-pin plastic DIP, surface mount SOIC, or the industry's new "1/4 size" surface mount QSOP


Product Description:

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades. All parts have a built-in 25 ohm series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.


The PI74FCT2273T is an 8-bit wide octal designed with eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (MR) load and resets (clear) all flip-flops simultaneously. The register is fully edge-triggered. The D input state, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input.

All products are available in three package types: 20-pin, 300 mil wide plastic DIP, 300 mil wide plastic SOIC, and the industry's new 150 mil wide QSOP (one quarter the size of an SOIC).

Logic Block Diagram



Product Pin Configuration



Product Pin Description

Pin Name	Description
MR	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
D0-D7	Data Inputs
O0-O7	Data Outputs
GND	Ground
Vcc	Power

Truth Table⁽¹⁾

Mode	Inputs			Outputs
	MR	CP	D _N	O _N
Reset (Clear)	L	X	X	L
Load "1"	H	↑	h	H
Load "0"	H	↑	l	L

- H = High Voltage Level
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
L = Low Voltage Level
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
X = Don't Care
↑ = LOW-to-HIGH Clock Transition

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to Vcc
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = 0°C to +70°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -8.0 mA	2.4	3.3		V
			IOH = -15.0 mA	2.0	3.0		V
VOL	Output LOW Current	VCC = Min., VIN = VIH or VIL	IOL = 12 mA		0.3	0.55	V
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
VIL	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
IiH	Input HIGH Current	VCC = Max.	VIN = 2.7 V			5	µA
IiL	Input LOW Current	VCC = Max.	VIN = 0.5 V			-5	µA
Ii	Input HIGH Current	VCC = Max., VIN = VCC (Max.)				20	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA			-0.7	-1.2	V
IOS	Short Circuit Current	VCC = Max. ⁽³⁾ , VOUT = GND		-60	-120		mA
IOFF	Power Down Disable	VCC = GND, VOUT = 4.5 V		—	—	100	µA
VH	Input Hysteresis				200		mV

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN = 0 V	6	10	pF
COUT	Output Capacitance	VOUT = 0 V	8	12	pF

Notes:

1. For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{cc}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.2	1.5	mA
ΔI _{cc}	Supply Current per per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4 V ⁽³⁾		0.5	2.5	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open MR = V _{CC} , One Input Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _{CP} = 10 MHz, 50% Duty Cycle MR = V _{CC} , 50% Duty Cycle One Bit toggling at f _i = 5 MHz	V _{IN} = V _{CC} V _{IN} = GND		1.7	4.0 ⁽⁵⁾	mA
			V _{IN} = 3.4 V V _{IN} = GND		2.2	6.0 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _{CP} = 10 MHz, 50% Duty Cycle MR = V _{CC} , 50% Duty Cycle Eight Bits toggling at f _i = 2.5 MHz, 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		4.0	7.8 ⁽⁵⁾	
			V _{IN} = 3.4 V V _{IN} = GND		6.2	16.8 ⁽⁵⁾	

3

Notes:
 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
 2. Typical values are at V_{CC} = 5.0 V, +25°C ambient.

- 3. Per TTL driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
- 6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (V}_{IN} = 3.4 \text{ V)}$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$$

$$f_i = \text{Input Frequency}$$

$$N_i = \text{Number of Inputs at } f_i$$
 All currents are in milliamps and all frequencies are in megahertz.

Switching Characteristics over Operating Range

Parameters	Description	Conditions ¹⁾	FCT2273T		FCT2273AT		FCT2273CT		FCT2273DT		Unit
			Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay CP to ON	C _L = 50 pF R _L = 500Ω	2.0	13.0	2.0	7.2	2.0	5.8	2.0	4.4	ns
t _{PHL}	Propagation Delay MR to ON		2.0	13.0	2.0	7.2	2.0	6.1	2.0	5.0	ns
t _{SU}	Setup Time, HIGH or LOW D _n to CP		3.0	—	2.0	—	2.0	—	2.0	—	ns
t _H	Hold Time, HIGH or LOW D _n to CP		2.0	—	1.5	—	1.5	—	1.5	—	ns
t _W	CP Pulse Width HIGH or LOW		7.0	—	6.0	—	6.0	—	3.0	—	ns
t _W	MR Pulse Width LOW		7.0	—	6.0	—	6.0	—	3.0	—	ns
t _{REM}	Recovery Time MR to CP		4.0	—	2.0	—	2.0	—	2.0	—	ns

- Notes:**
 1. See test circuit and wave forms.
 2. Minimum limits are guaranteed but not tested on Propagation Delays.