LH540201A/02A

 512×9 , $1K \times 9$ FIFO

FEATURES

- Fast Accress Times: 10 ns Flag and Data
- Fully Asynchronous Read and Write
- Zero Fall-Through Time
- Expandable in Depth with No Speed Loss
- TTL Compatible Input and Output Levels
- Retransmit Capability
- Low Power with Industry-Standard Pinouts
- Packages: 28-Pin, 300-mil SOJ 28-Pin, 150 mil QSOP

DESCRIPTION

The LH540201A and LH540202A are 512 x 9 and 1K x 9 FIFOs, respectively. These FIFOs use a dual-port RAM-based architecture and have independent read and write pointers. This allows high speed with zero fall-through time. The read and write pointers are incremented on the rising edges of the read and write signals. The flag circuitry is based on a patented high-speed design, giving precise half-full, full, and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty. These FIFOs are easily cascadable to any depth and expandable to any width without any speed penalty. Retransmit resets the read pointer to memory location zero. These devices are useful for data communications, digital signal processing, and general data-rate management applications.

OPERATIONAL DESCRIPTION AND APPLICATION INFORMATION

The LH540201A and LH540202A are 512×9 and $1K \times 9$ FIFOs, respectively. These FIFOs use a dual-port RAM-based architecture and have independent read and write pointers. This allows high speed with zero fall-through time. The write line causes data to be written into the FIFO. The read line causes data to be read from the FIFO. The read line also activates the three-state outputs to present the read data. The read and write pointers are incremented on the rising edges of the read and write lines. The flag circuitry is based on a reliable sequential design giving precise half-full, full, and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty. Depth expan-

sion pins are provided, which allow these FIFOs to be expanded in depth without speed penalty. Retransmit capability is provided. Activating the retransmit pin resets the read pointer to zero and is useful for data communications and digital filtering applications.




Figure 1. LH540201A/02A Pin Description

PIN DESCRIPTIONS

PIN	PIN TYPE ¹	DESCRIPTION
D ₀ – D ₈	ı	Input Data Bus
$Q_0 - Q_8$	O/Z	Output Data Bus
\overline{w}	ı	Write Clock
R	I	Read Clock
EF	0	Empty Flag
FF	0	Full Flag
XO/HF	0	Expansion Out/Half-Full Flag
ΧĪ	I	Expansion In
FL/RT	1	First Load/Retransmit
RS	1	Reset
Vcc	V	Positive Power Supply
Vss	٧	Ground

NOTE:

1. I = Input, O = Output, V = Power Voltage Level

SHARP

7

■ 8180798 0021983 214 **■**




Figure 2. LH540201A/02A Functional Block Diagram

SIGNAL DESCRIPTION

Data Inputs

$D_8 - D_0$

The Data In lines D_{θ} to D_{0} provide data to be written into the FIFO.

NOTE: Unused inputs must be tied to Vcc or GND.

Control Inputs

Reset (RS)

The reset input resets the read and write pointers and the flags to zero. The FIFO must be reset at power-up to ensure proper operation of the pointers and flags. This is done by asserting the reset line to a LOW state, which causes the FIFO flags to be set to empty. This causes the Empty flag to be asserted and the Full and Half-Full flags to be deasserted. Read and write lines must be HIGH for trans before and trans after the rising edge of the reset signal for a valid reset operation.

Write (W)

The write line causes data to be written into the FIFO. A write cycle is initiated by the falling edge of the write signal. A write will occur if the full flag was not asserted, indicative of at least one empty location in the FIFO. Data is stored in the FIFO on the rising edge of the write signal using the data setup and hold times specified. Data is stored in a sequential manner in the FIFO, and the read and write operations can be asynchronous. The falling edge of the write signal asserts the Half-Full and Full flags

when the next word after half-full is written and when the last word has been written, respectively. The rising edge of the write line de-asserts the Empty flag when the first write is performed after an empty or reset condition. When the Full flag is asserted, subsequent writes are blocked. The user can apply a write pulse after the full condition is deasserted.

Read (R)

The read signal causes data to be read from the FIFO. A read cycle is initiated by the falling edge of the read signal. A read is performed if the Empty flag is not asserted, indicative of at least one word being present in the FIFO. The data is accessed on a first-in-first-out basis asynchronous to the write operations. After the read control is deasserted, the data outputs go from a valid state into high impedance. The outputs remain in high impedance until the next read cycle. When all the data is read on the last read cycle, the Empty flag is asserted, and will inhibit any subsequent reads. The outputs will be in high impedance for subsequent read operations until a write occurs that deasserts the Empty flag, allowing a read cycle to begin. The outputs may also be in high impedance when the FIFOs are cascaded in depth. In this case, only the active FIFO asserts data, and the other FIFO data outputs are in high impedance. The falling edge of the read signal will set the Empty flag during the read of the last word in the FIFO. The rising edge of the read signal will deassert the Half-Full and the Full flags when the FIFO has reached half-full and when the FIFO is full, respectively.

2 SHARP

3 8380798 0023984 350 **3**

First Load/Retransmit (FL/RT)

This is a dual-purpose input. In the depth-expansion mode, this pin indicates the first FIFO device that will be loaded or read from after a reset operation. In the standalone or width-expansion mode (when the expansion input is grounded), this pin initiates the retransmit function.

Retransmit resets the read pointer to zero. The read and write signals must be HIGH before and after the rising edge of the retransmit pulse. The retransmit feature is useful when the same data needs to be read again without rewriting it into the FIFO. Pulsing the retransmit pin will cause the read pointer to be reset to zero, and the previously read data can be read again. The flags will change according to the relative location of the pointers after the retransmit pulse.

Expansion In (XI)

This is a dual-purpose pin. When it is grounded, it indicates that the FIFO is a standalone device. When it is not grounded, it indicates that the FIFO is in the depthexpansion mode. In the depth-expansion mode, this pin is connected to the $\overline{\rm XO}$ pin of the previous device.

Data Outputs

Data Outputs Q8 - Q0

The 9-bit data output bus Q_8-Q_0 receives the read data from the FIFO. It is active whenever the read signal is LOW. It is in a high-impedance state when the read signal is HIGH. It is also in high impedance when the FIFO Empty flag is active (i.e., when the FIFO is empty).

Control Outputs

Full Flag (FF)

The Full flag indicates that the FIFO is full. The Full flag is asserted when there is only one empty location in the FIFO and a falling edge of the write signal initiates the last write operation. The rising edge of the read signal de-asserts the flag, as at least one location has become available.

Empty Flag (EF)

The Empty flag indicates the FIFO is empty. It is asserted when there is only one word in the FIFO, and a falling edge of the read signal initiates the last read operation. The rising edge of the write signal de-asserts the flag, as one word is now present in the FIFO.

Expansion Out/Half-Full Flag (XO/HF)

This is a dual-purpose flag. In the single-device mode, the expansion in $\overline{(XI)}$ is grounded, and the Half-Full flag output is present on this pin. Whenever the FIFO is more than half-full, the flag remains asserted. When the FIFO is exactly half-full and the next falling edge of the write signal asserts the flag. The rising edge of read that causes the FIFO to be half-full will de-assert the Half-Full flag. It will remain asserted until the FIFO is half-full or less than half-full. The name given to the flag is Half-Full, but it is asserted on the one plus the half-full condition.

In the depth-expansion mode, the expansion out \overline{KO}) is connected to the expansion in \overline{KI}) of the next device. This causes the next device to perform write or read operations.

SHARP

FUNCTION TABLES

Reset and Retransmit Function Table

MODE	INPUTS			INTERN	INTERNAL STATUS			OUTPUTS			
	RS	FL/RT	ΧI	Read Pointer	Write Pointer	EF	FF	HF	NOTES		
Reset	L	х	L	Location Zero	Location Zero	L	Н	Н			
Retransmit	Н	L	L	Location Zero	Unchanged				3		
Read/Write	Н	Н	L	Increment	Increment				1, 2, 4		

NOTES:

- 1. The read pointer will increment if the FIFO is not empty.
- 2. The write flag will increment if the FIFO is not full.
- 3. The flags will change after the retransmit operation and will correspond to the read pointer being at location zero.
- 4. The flags will reflect the relative location of the read and write pointers.

Reset and First-Load Function Table

MODE		INPUTS		INTERN		NOTES			
	RS	RS FL/RT XI Read			Write Pointer	EF	FF	HF	NOTES
Reset	L	х		Location Zero	Location Zero	L	Н	Н	1
Retransmit	L	н		Location Zero	Location Zero				1, 3
Read/Write	Н			Increment	Increment				1, 2, 4

NOTES:

- 1. The expansion in (\overline{XI}) is connected to the expansion out \overline{XO} of the previous device.
- 2. The device with FL tied LOW will receive the first N writes and first N reads, where N is the FIFO size. On the Nth writeetko pulse is sent to the next device to indicate that it will receive the (N + 1)th write. Similarly, on the Nth read, anothko pulse is sent to the next device to indicate that it will output the (N + 1)th read.
- The read and write pointers will be activated according to whether the FIFO received aNO pulse, or whether they were the first device in the
 daisy chain. The flags will reflect the empty or full conditions for the individual FIFOs. To create the composite Full and Ethyrflags, an Or-ing
 of the individual flags is required.
- 4. The flags will reflect the relative location of the read and write pointers.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
Supply Voltage to Ground	-0.5 to +7.0 V
DC Output Voltage V _{OUT}	-0.5 to V _{CC} + 0.5 V
DC Input Voltage V _{IN}	-0.5 to V _{CC} + 0.5 V
AC Input Voltage (Pulse Width≤ 20 ns)	-3.0 V
DC Input Diode Current with V _{IN} < 0	-20 mA
DC Output Current with V _{IN} > V _{CC}	20 mA
DC Output Diode Current with Vout < 0	-50 mA
DC Output Current with Vout > Vcc	50 mA
DC Output Current Max Sink Current/Pin	70 mA
DC Output Current Max Source Current/Pin	-30 mA
Total DC Ground Current	(NxloL + Mx∆lcc) mA
Total DC V _{CC} Power Supply Current (N = Number of Outputs, M = Number of Inputs)	(Nxl _{OH} + MxΔl _{CC}) mA
T _{STG} Storage Temperature	-65°C to +150°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device, resulting in functional or reliability-type failures.

SHARP

4

■ 8180798 0021986 T23 **■**

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNITS	NOTES
ViH	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	6.0	V	
VIL	Input LOW Voltage	Logic LOW for All Inputs	_	0.8	V	
Voh	Output HIGH Voltage	bн = -2 mA, V _{CC} = 4.5 V	2.4		V	
Vol	Output LOW Voltage	lo _L = 8 mA, V _{CC} = 4.5 V	_	0.4	V	
l loz l	Output Leakage	V _{CC} = 5.5 V, V _{OUT} = V _{CC} or 0 V	_	10	μА	
l li	Input Leakage	V _{CC} = 5.5 V, GND < V _{IN} < V _{CC}	_	1	μА	1

NOTE:

 $1. \quad I_1 = I_{IH} = I_{IL}$

CAPACITANCE

 $T_A = 25$ °C, f = 1.0 MHz

NAME	DESCRIPTION	CONDITIONS	TYP.	MAX	UNITS
Cin	Input Capacitance	V _{IN} = 0 V	5	8	pF
Соит	Output Capacitance	Vout = 0 V	5	8	pF

NOTE:

Capacitance is guaranteed but not tested.

POWER-SUPPLY CHARACTERISTICS

SYMBOL	PARAMETER	MAX.	UNITS	NOTES
ICC1	Operating Current V _{CC} = MAX., Outputs Open	60	mA	1
lcc2	Standby Current $\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH}$	10	mA	
I _{SB}	Power-Down Current All Inputs at V _{HC} or V _{IC} $\overline{R} = \overline{W} = \overline{RS} = FL/\overline{RT} = V_{HC}$	5	mA	

NOTE:

1. Icc is tested at 30 MHz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$

Read Cycle Timing

SYMBOL	PARAMETER	-10 ⁴	-15	-20	-25	-35	-50	UNIT	TYPE	NOTES
tRF	Read Frequency, MHz	66	40	33	28	22	15	MHz	MAX.	2
tRC	Read Cycle Time	15	25	30	35	45	65	ns	MIN.	
tA	Read Access Time	10	15	20	25	35	50	ns	MAX.	
tar	Read Recovery Time	5	10	10	10	10	15	ns	MIN.	
tRPW	Read Pulse Width	10	15	20	25	35	50	ns	MIN.	1
tRLZ	R Data Bus Low-Z	3	3	3	3	3	3	ns	MIN.	2
twLz	W Data Bus Low-Z	3	3	3	3	3	3	ns	MIN.	2, 3
tDV	R HIGH to Data Hold Time	5	5	5	5	5	5	ns	MIN.	
tRHZ	R to Data High-Z	12	14	18	18	20	30	ns	MIN.	2

Write Cycle Timing

SYMBOL	PARAMETER	-10 ⁴	-15	-20	-25	-35	-50	UNIT	TYPE	NOTES
twF	Write Frequency, MHz	66	40	33	28	22	15	ns	MIN.	2
twc	Write Cycle Time	15	25	30	35	45	65	ns	MIN.	
twpw	Write Pulse Width	10	15	20	25	35	50	ns	MIN.	1
twr	Write Recovery Time	5	10	10	10	10	15	ns	MIN.	
tos	Write Data Setup Time	5	9	12	15	18	30	ns	MIN.	
toH	Write Data Hold Time	0	0	0	0	0	0	ns	MIN.	

Reset and Retransmit Cycle Timing

SYMBOL	PARAMETER	-10 ⁴	-15	-20	-25	-35	-50	UNIT	TYPE	NOTES
trsc	Reset Cycle Time	12	25	30	35	45	65	ns	MAX.	
trs	Reset Pulse Width	10	15	20	25	35	50	ns	MIN.	1
trss	Reset Setup Time	6	15	20	25	35	50	ns	MAX.	
tasa	Reset Recovery Time	5	10	10	10	10	15	ns	MIN.	
trtc	Retransmit Cycle Time	15	25	30	35	45	65	ns	MIN.	
trr	Retransmit Pulse Width	10	15	20	25	35	50	ns	MIN.	1
trts	Retransmit Setup Time	6	15	20	25	35	50	ns	MIN.	
tRTR	Retransmit Recovery Time	5	10	10	10	10	15	ns	MIN.	

NOTES:

These timings are measured as defined in AC Test Conditions.

- 1. Pulse widths less than the specified minimum value may upset the internal pointers and are not allowed.
- These values are guaranteed by design and not tested.
 This applies to the read data flow-through mode only.
- 4. -10 ns speed grade is advance information.

SHARP

6

■ 8180798 0021988 8T6 **■■**

512 × 9, 1K × 9 FIFO LH540201A/02A

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (cont'd)

Commercial V_{CC} = 5 V \pm 10%, T_A = 0°C to +70°C

Flag Timing

SYMBOL	PARAMTER	-10	-15	-20	-25	-35	-50	UNIT	TYPE
tref	Read Low to EF Low	10	15	20	25	30	45	ns	MAX.
tRFF	Read High to FF High	10	15	20	25	30	45	ns	MAX.
tahe	Read High to HF High	10	15	20	25	35	45	ns	MAX.
tRPE	Read Pulse After EF High	10	15	20	25	35	50	ns	MIN.
twer	Write High to EF High	10	15	20	25	30	45	ns	MAX.
twFF	Write Low to FF Low	10	15	20	25	30	45	ns	MAX.
twhF	Write Low to HF Low	10	15	20	25	35	45	ns	MAX.
twpe	Write Pulse After EF High	10	15	20	25	35	50	ns	MIN.
tefl	Reset Low to EF Low	10	15	20	25	35	45	ns	MAX.
tFFH	Reset High to FF High	10	15	20	25	35	45	ns	MAX.
tHFH	Reset High to HF High	10	15	20	25	35	45	ns	MAX.

Expansion Timing

SYMBOL	PARAMETER	-10	-15	-20	-25	-35	-50	UNIT	TYPE
txoL	Read/Write to XO Low	10	15	20	25	35	50	ns	MAX.
tхон	Read/Write to XO High	10	15	20	25	35	50	ns	MAX.
txı	XI Pulse Width	10	15	20	25	35	50	ns	MIN.
txiR	XI Recovery Time	5	10	10	10	10	10	ns	MIN.
txis	XI Setup Time	5	10	15	15	15	15	ns	MIN.

AC TEST CONDITIONS

PARAMETER	RATINGS
Input Pulse Levels	GND to 3.0 V
Input Rise/Fall Times	3 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V




Figure 3. AC Test Conditions

TIMING DIAGRAMS




Figure 4. Asynchronous Read and Write Operations




Figure 5. Reset Timing

8 SHARP
8180798 0021990 454 M

512 × 9, 1K × 9 FIFO LH540201A/02A

TIMING DIAGRAMS (cont'd)




Figure 6. Full Flag Behavior From Last Write to First Read




Figure 7. Full Flag and Required Write Pulse at Full Condition




Figure 8. Empty Flag Behavior from Last Read to First Write

SHARP

 $\overline{}$

■ 8180798 0021991 390 ■

LH540201A/02A 512 \times 9, 1K \times 9 FIFO

TIMING DIAGRAMS (cont'd)




Figure 9. Empty Flag and Required Write Pulse at Empty Condition




Figure 10. Half-Full Flag Timing




Figure 11. Retransmit Function Timing

10 SHARP

■ 8380798 0023992 227 **■**

TIMING DIAGRAMS (cont'd)




Figure 12. Expansion-Out Timing




Figure 13. Expansion-In Timing




Figure 14. Read Data Flow-Through Mode

SHARP

8180798 0021993 163 M

11

TIMING DIAGRAMS (cont'd)




Figure 15. Write Data Flow-Throught Mode

OPERATING MODES

Single-Device Mode

A FIFO is in standalone mode when the expansion in (\overline{XI}) control is grounded. In this mode the Half-Full flag is available on the shared $\overline{XO/HF}$ line. Figure 16 shows the standalone mode, and this applies to FIFO width expansion, as shown in Figure 17.

Depth-Expansion Mode

A FIFO is in the depth-expansion mode when the expansion-in (\overline{XI}) control is not grounded but tied to the expansion-out (\overline{XO}) pin of the previous FIFO. Using the depth-expansion mode, the LH540201A and LH540202A can be easily cascaded to create FIFOs of larger depth. The devices are cascaded as shown in Figure 18. In the depth-expansion mode, the device that receives the first word of data has its first load input grounded. The other devices have their first load inputs in the HIGH state. Two 4-input OR gates are required to create the composite Full and Empty flags for the FIFO array. In using the depth-expansion mode, care must be taken to keep the traces short from the expansion in (\overline{XI}) of one device to the expansion out (\overline{XO}) of the next device to minimize crosstalk noise.

Flow-Through Modes

Flow-through modes refer to the internal operation of the FIFO in empty and full conditions. Flow-through modes allow data to flow directly through the FIFO from input to output under the appropriate empty and full conditions.

Two types of flow-through modes, a read flow-through and a write flow-through, are supported by the FIFO. In the read flow-through mode, the FIFO is empty and the read side is waiting for data from a write. Read flow-through is represented by an empty FIFO that has its read line held LOW, and a write occurs. This rising edge of the write would de-assert the Empty flag and cause valid data to appear on the outputs after a certain time delay of twEF+tA. The read line being LOW would cause the data to be read and also assert the Empty flag once again. The user must raise the read line in order to increment the read pointer.

In the write flow-through mode, the FIFO is full and the write side is waiting for a word location to be made available by a read. A write flow-through operation permits the writing of a single word of data immediately after reading one word of data from a full FIFO. This is similar to the read flow-through case, and the write line must toggled to increment the write pointer.

SHARP




Figure 16. The FIFO in Standalone Mode




Figure 17. An 18-Bit Wide FIFO Using Two FIFOs






Figure 18. Building a 4 n-Deep FIFO Using Four n-Deep FIFOs

14 SHARP 8180798 0021996 972 ■

PACKAGE DIAGRAMS




28-Pin, 300-Mil SOJ



28-Pin, 150-Mil QSOP

SHARP
■ 8180798 0021997 809 ■

ORDERING INFORMATION



SHARP

16

8180798 0021998 745