# **High-Speed Image Filter with Coefficient RAM**

### **FEATURES**


- 83 MHz Data Input and Computation Rate
- ☐ Four 12 x 12-bit Multipliers with Individual Data and Coefficient Inputs
- ☐ Four 256 x 12-bit Coefficient Banks
- ☐ 32-bit Accumulator
- ☐ Selectable 16-bit Data Output with User-Defined Rounding and Limiting
- ☐ Two's Complement Operands
- □ 3.3 Volt Power Supply
- □ 5 Volt I/O Tolerant
- ☐ Package Styles Available:
  - 120-pin Plastic Quad Flatpack
  - 120-pin Ceramic PGA

## **DESCRIPTION**

The LF3347 consists of an array of four 12 x 12-bit registered multipliers followed by two summers and a 32-bit accumulator. The LF3347 provides four 256 x 12-bit coefficient banks which are capable of storing 256 different sets of filter coefficients for the multiplier array. All multiplier data inputs are user accessible and can be updated every clock cycle with two's complement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of complex systems.

A 32-bit accumulator allows cumulative word growth which may be internally rounded to 16-bits. Output data is updated every clock cycle and may be held under user control. The data inputs/outputs and control inputs are registered on the rising edge of CLK. The Control/Coefficient Data Input, *CC11-0*, is registered on the rising edge of CCCLK.

The LF3347 is ideal for performing pixel interpolation in image manipulation and filtering applications. The LF3347 can perform a bilinear interpolation of an image (4-pixel kernels) at real-time video rates when





## **High-Speed Image Filter with Coefficient RAM**

used with an image resampling sequencer. Larger kernels or more complex functions can be realized by utilizing multiple devices.

Unrestricted access to all data ports and addressable coefficient banks provides the LF3347 with considerable flexibility in applications such as digital filters, adaptive FIR filters, mixers, and other similar systems requiring highspeed processing.

#### **SIGNAL DEFINITIONS**

#### **Power**

VCC and GND

+3.3 V power supply. All pins must be connected.

#### Clocks

CLK—Master Clock

The rising edge of CLK strobes all enabled registers.

CCCLK — Coefficient/Control Clock

When  $\overline{LD}$  is LOW, the rising edge of CCCLK latches data on CC11-0 into the device.

### Inputs

D111-0 - D411-0 - Data Input

D1–D4 are the 12-bit registered data input ports. Data is latched on the rising edge of CLK.

A 7-0 — Row Address

A7-0 determines which row in the coefficient banks feed data to the multipliers. A7-0 is latched on the rising edge of CLK. When a new row address is loaded into the row address register, data from the coefficient banks will be latched into the multiplier input registers on the next rising edge of CLK.

FIGURE 1. INPUT FORMATS	
Data	Coefficient
Fractional Two	's Complement ————
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's	Complement ———
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

TABLE 1	. <b>O</b> ı	JTPU1	For	MATS					
SHIFT4-0	<b>S</b> 15	<b>S</b> 14	<b>S</b> 13		S <sub>8</sub>	S <sub>7</sub>	 S2	S <sub>1</sub>	So
00000	F <sub>15</sub>	F <sub>14</sub>	F <sub>13</sub>		F8	F <sub>7</sub>	 F <sub>2</sub>	F <sub>1</sub>	F₀
00001	F <sub>16</sub>	F <sub>15</sub>	F <sub>14</sub>		F <sub>9</sub>	F8	 Fз	F <sub>2</sub>	F <sub>1</sub>
00010	F <sub>17</sub>	F <sub>16</sub>	F <sub>15</sub>		F10	F <sub>9</sub>	 F <sub>4</sub>	Fз	F <sub>2</sub>
		•						•	
•	•	•	•		•	•	•	•	•
•	•	•	•		•	•	•	•	•
01110	F <sub>29</sub>	F <sub>28</sub>	F <sub>27</sub>	• • •	F <sub>22</sub>	F <sub>21</sub>	 F <sub>16</sub>	F <sub>15</sub>	F <sub>14</sub>
01111	F30	F <sub>29</sub>	F <sub>28</sub>		F <sub>23</sub>	F <sub>22</sub>	 F <sub>17</sub>	F <sub>16</sub>	F <sub>15</sub>
10000	F <sub>31</sub>	F30	F <sub>29</sub>		F <sub>24</sub>	F <sub>23</sub>	 F <sub>18</sub>	F <sub>17</sub>	F <sub>16</sub>

CC11-0 — Control/Coefficient Data Input

CC11-0 is used to load data into the coefficient banks and control registers. Data present on CC11-0 is latched on the rising edge of CCCLK when  $\overline{\text{LD}}$  is LOW.

#### **Outputs**

S15-0 — Data Output

S15-0 is the 16-bit registered data output port.

#### Controls

ENB1-ENB4 — Data Input Enables

The  $\overline{\text{ENBN}}$  (N = 1, 2, 3, or 4) inputs allow the DN registers to be updated on each clock cycle. When  $\overline{\text{ENBN}}$  is LOW, data on DN11-0 is latched into the DN register on the rising edge of

CLK. When ENBN is HIGH, data on DN11-0 is not latched into the DN register and the register contents will not be changed.

ENBA—Row Address Input Enable

The ENBA input allows the row address register to be updated on each clock cycle. When ENBA is LOW, data on A7-0 is latched into the row address register on the rising edge of CLK. When ENBA is HIGH, data on A7-0 is not latched into the row address register and the register contents will not be changed.

<del>OE</del>—Output Enable

When  $\overline{OE}$  is LOW, S15-0 is enabled for output. When  $\overline{OE}$  is HIGH, S15-0 is placed in a high-impedance state.



## **High-Speed Image Filter with Coefficient RAM**

TABLE 2.	REGISTER FORMA	TS				
Register	Load Address	Bits	Register Description	<b>A</b> 7-0	SELRND3-0	SELLMT3-0
CS0 CS1	000Н 001Н :	11-0 11-0 :	Coefficient Set 0 Coefficient Set 1	00H 01H :		
CS255	• 0FFH	11-0	• Coefficient Set 255	FFH		
RND0 RND1 : : RND15	800H 801H : : 80FH	31-0 31-0  31-0	Rounding Register 0 Rounding Register 1  Rounding Register 15		0000	
LMT0 LMT1 :	C00H C01H : C0FH	31-16/15-0 31-16/15-0 : 31-16/15-0	Upper / Lower Limit Register 0 Upper / Lower Limit Register 0			0000 0001 :

OCEN — Output Clock Enable

When OCEN is LOW, the output register is enabled for data loading. When OCEN is HIGH, output register loading is disabled and the register's contents will not change.

#### ACC—Accumulator Control

The ACC input determines whether internal accumulation is performed. If ACC is LOW, no accumulation is performed, the prior accumulated sum is cleared, and the current sum of products is output. When ACC is HIGH, the emerging product is added to the sum of the previous products.

#### $\overline{LD}$ —Load Control

 $\overline{\text{LD}}$  enables the loading of data into the coefficient banks and control registers (control registers are the round and limit registers). When  $\overline{\text{LD}}$  is LOW, data on CC11-0 is latched into the device on the rising edge of CCCLK. When  $\overline{\text{LD}}$  is HIGH, data cannot be loaded into the coefficient banks and control registers. When enabling the input circuitry for data loading, the LF3347 requires a HIGH to LOW transition of  $\overline{\text{LD}}$  in order to function properly. Therefore,  $\overline{\text{LD}}$  needs to be set HIGH immediately after

power up to ensure proper operation of the input circuitry.


It takes five CCCLK clock cycles to load one coefficient set into the four coefficient banks or to load one control register. When the input circuitry is enabled ( $\overline{\text{LD}}$ goes LOW), the first value loaded into the device on CC11-0 is an address which determines what will be loaded (see Table 2). The next four values loaded on CC11-0 is the data to be loaded into the coefficient banks or control register (see Tables 3-5). After the last data value is loaded, another coefficient bank address or control register may be loaded by feeding another address into CC11-0. When all desired coefficient banks and control registers are loaded, the input circuitry must be disabled by setting  $\overline{LD}$  HIGH.

#### SELRND3-0—Round Select

SELRND3-0 allows the user to select which rounding register will be used in the rounding circuit to round/offset the data.

#### SHIFT4-0 — Shift

SHIFT4-0 determines which 16-bits of the 32-bits from the accumulator are passed to the output (see Table 1).



SELLMT3-0—Limit Select

SELLMT3-0 allows the user to control which limiting register will be used in the limiting circuit to set the upper and lower limits on the data.

### *LMTEN*—Limit Enable

When LMTEN is LOW, limiting is enabled and the selected limit register is used to determine the valid range of output values for the overall filter. When HIGH, limiting is disabled.

## **High-Speed Image Filter with Coefficient RAM**

#### **FUNCTIONAL DESCRIPTION**

#### Coefficient Banks

The LF3347 has four coefficient banks which feed coefficient values to the multipliers. Each bank can store 256 12-bit coefficients. In the example shown in Table 3, address 10 in coefficient banks 1 through 4 is loaded with the following values: ABCH, 789H, 456H, 123H. The coefficient banks are not written to until all four coefficients have been loaded into the device.

A7-0 determines which coefficient set is sent to the multipliers. A value of 0 on A7-0 selects set 0. A value of 1 selects set 1 and so on.

#### Rounding/Offset

The accumulator output may be rounded before being sent to the output select section. Rounding is user-selectable and is accomplished by adding the contents of a round register to the accumulator output (see Figure 2). There are sixteen 32-bit round registers. In the example in Table 4, round register 10 is loaded with 76543210H. A round register is not written to until all four data values have been loaded into the device.

SELRND3-0 determines which round register is used for rounding. A value of 0 on SELRND3-0 selects round register 0. A value of 1 selects round register 1 and so on. If rounding is not desired, a round register should be loaded with 0 and selected as the register for rounding.

#### **Output Select**

The filter output word width is 32-bits. However, only 16-bits may be sent to the device output. SHIFT4-0 determines which 16 bits are passed to the device output (See Table 1).

#### **Output Limiting**

An output limiting function is provided for the output of the filter. When limiting is enabled (LMTENLOW), the limitregister selected with SELLMT3-0 determines the valid range of output values for the overall filter. There are sixteen 32-bit limit

registers. Each limit register contains both an upper and lower limit value. The lower limit is stored in bits 15-0 and the upper limit is stored in bits 31-16. If the value fed to the limiting circuitry is less than the lower limit, the lower limit is passed to the device output. If the value fed to the limiting circuitry is greater than the upper limit, the upper limit is passed to the device output. When loading limit values into the device, the upper limit must

be greater than the lower limit. In the example shown in Table 4, limit register 15 is loaded with a lower limit of 0123H and an upper limit of 7FEDH. A limit register is not written to until all four data values have been loaded into the device.

SELLMT3-0 determines which limit register is used for limiting. A value of 0 on SELLMT3-0 selects limit register 0. A value of 1 selects limit register 1 and so on.

TABLE 3	Table 3. Coefficient Bank Loading Format											
	CC11	CC10	CC <sub>9</sub>	CC8	CC7	CC <sub>6</sub>	CC <sub>5</sub>	CC4	ССз	CC2	CC1	CCo
1st Word Address	0	0	0	0	0	0	0	0	1	0	1	0
2nd Word Bank 1	1	0	1	0	1	0	1	1	1	1	0	0
3rd Word Bank 2	0	1	1	1	1	0	0	0	1	0	0	1
4th Word Bank 3	0	1	0	0	0	1	0	1	0	1	1	0
5th Word Bank 4	0	0	0	1	0	0	1	0	0	0	1	1

TABLE 4	. Ro	DUND	Reg	ISTER	Loa	DING	For	MAT				
	CC11	CC10	CC <sub>9</sub>	CC8	CC7	CC6	CC <sub>5</sub>	CC4	ССз	CC2	CC1	CCo
1st Word Address	1	0	0	0	0	0	0	0	1	0	1	0
2nd Word	R	R	R	R	0	0	0	1	0	0	0	*0
3rd Word	R	R	R	R	0	0	1	1	0	0	1	0
4th Word	R	R	R	R	0	1	0	1	0	1	0	0
5th Word	R	R	R	R	**0	1	1	1	0	1	1	0

R = Reserved. Must be set to "0".

<sup>\*\*</sup> This bit represents the MSB of the Round Register.

TABLE 5	TABLE 5. LIMIT REGISTER LOADING FORMAT											
	CC11	CC10	CC <sub>9</sub>	CC8	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CCo
1st Word Address	1	1	0	0	0	0	0	0	٦	1	1	1
2nd Word	R	R	R	R	0	0	1	0	0	0	1	1
3rd Word	R	R	R	R	*0	0	0	0	0	0	0	1
4th Word	R	R	R	R	1	1	1	0	1	1	0	1
5th Word	R	R	R	R	**0	1	1	1	1	1	1	1

R = Reserved. Must be set to "0".

<sup>\*</sup> This bit represents the LSB of the Round Register.

<sup>\*</sup> This bit represents the MSB of the Lower Limit Register.

<sup>\*\*</sup> This bit represents the MSB of Upper Limit Register.



XIMUM RATINGS Above which useful life may be impaired (Notes 1,	2, 3, 8)
Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	–0.5 V to 5.5 V
Signal applied to high impedance output	–0.5 V to 5.5 V
Output current into low outputs	25 mA
Latchup current	> 400 mA
ESD (MIL-STD-883D METHOD 3015.7)	>2000 V

ERATING CONDITIONS To meet spec	ified electrical and switching character	stics
Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	$3.00 \ V \le V cc \le 3.60 \ V$
Active Operation, Military	–55°C to +125°C	$3.00 \ V \le V cc \le 3.60 \ V$

ELECTRI	CAL CHARACTERISTICS Ove	r Operating Conditions (Note 4)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> OH	Output High Voltage	VCC = Min., IOH = -4 mA	2.4			٧
<b>V</b> OL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.4	V
<b>V</b> 1H	Input High Voltage		2.0		<b>V</b> CC	٧
<b>V</b> IL	Input Low Voltage	(Note 3)	0.0		8.0	٧
lix	Input Current	Ground ≤ <b>V</b> IN ≤ <b>V</b> CC (Note 12)			±10	μΑ
loz	Output Leakage Current	Ground ≤ <b>V</b> OUT ≤ <b>V</b> CC (Note 12)			±10	μΑ
ICC1	<b>V</b> cc Current, Dynamic	(Notes 5, 6)			150	mA
ICC2	Vcc Current, Quiescent	(Note 7)			2	mA
CIN	Input Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF
Соит	Output Capacitance	<b>T</b> A = 25°C, f = 1 MHz			10	pF




# High-Speed Image Filter with Coefficient RAM

## **SWITCHING CHARACTERISTICS**

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10	) (ns)								
		LF3347-								
		25 15					12			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tcyc	Cycle Time	25		15		12				
<b>t</b> PWL	Clock Pulse Width Low	10		7		5				
<b>t</b> PWH	Clock Pulse Width High	10		7		5				
ts	Input Setup Time	8		5		3				
t⊢	Input Hold Time	0		0		0				
<b>t</b> D	Output Delay		13		10		8			
tDIS	Three-State Output Disable Delay (Note 11)		15		12		10			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		13		11		8			


MILITAR	Y OPERATING RANGE (-55°C to +125°C) Notes 9, 1	0 (ns)								
		LF3347-								
		2	25	1	5	1	2			
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tcyc	Cycle Time	25		15		12				
<b>t</b> PWL	Clock Pulse Width Low	10		7		5				
<b>t</b> PWH	Clock Pulse Width High	10		7		5				
ts	Input Setup Time	8		5		3				
t⊢	Input Hold Time	0		0		0				
<b>t</b> D	Output Delay		13		10		8			
tDIS	Three-State Output Disable Delay (Note 11)		15		12		10			
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		13		11		8			





Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 1	0 (ns)								
		LF3347-								
		25 15								
Symbol	Parameter	Min	Max	Min	Max	Min	Max			
tcccyc	Control Coefficient Interface Cycle Time	25		15		12				
tccwl	Control Coefficient Clock Pulse Width Low	10		7		5				
<b>t</b> CCWH	Control Coefficient Clock Pulse Width High	10		7		5				
tCCENS	Control Coefficient Enable Setup Time	8		5		3				
<b>t</b> CCENH	Control Coefficient Enable Hold Time	0		0		0				
tccs	Control Coefficient Data Input Setup Time	8		5		5				
<b>t</b> CCH	Control Coefficient Data Input Hold Time	0		0		0				

MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)							
		LF3347-					
		25		15		12	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tcccyc	Control Coefficient Interface Cycle Time	25		15		12	
tccwl	Control Coefficient Clock Pulse Width Low	10		7		5	
<b>t</b> CCWH	Control Coefficient Clock Pulse Width High	10		7		5	
<b>t</b> CCENS	Control Coefficient Enable Setup Time	8		5		3	
<b>t</b> CCENH	Control Coefficient Enable Hold Time	0		0		0	
tccs	Control Coefficient Data Input Setup Time	8		5		5	
<b>t</b> CCH	Control Coefficient Data Input Hold Time	0		0		0	





## High-Speed Image Filter with Coefficient RAM

### **NOTES**

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. The device can withstand indefinite operation with inputs or outputs in the range of -0.5 V to +5.5 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$ 

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 30 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.

9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A  $0.1\,\mu F$  ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages on a test fixture should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tdistest, the transition is measured to the ±200mV level from the measured steady-state output voltage with ±10mA loads. The balancing voltage, VTH, is set at 3.0 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.

