Data Sheet March 1999 File Number 4681.1

13A, 1200V, NPT Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGTP2N120CND and HGT1S2N120CNDS are Non-Punch Through (NPT) IGBT designs. They are new members of the MOS gated high voltage switching IGBT family. IGBTs combine the best features of MOSFETs and bipolar transistors. This device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The IGBT used is the development type TA49313. The Diode used is the development type TA49056 (Part number RHRD4120).

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


Formerly Developmental Type TA49311.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGTP2N120CND	TO-220AB	2N120CND
HGT1S2N120CNDS	TO-263AB	2N120CND

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in Tape and Reel, i.e., HGT1S2N120CNDS9A.

Symbol




Features


- 13A, 1200V, T_C = 25°C
- · 1200V Switching SOA Capability
- Typical Fall Time............................... 360ns at T_J = 150°C
- Short Circuit Rating
- Low Conduction Loss
- Thermal Impedance SPICE Model Temperature Compensating SABER Model http://www.semi.harris.com
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Packaging

JEDEC TO-220AB (ALTERNATE VERSION)



JEDEC TO-263AB



HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	HGTP2N120CND, HGT1S2N120CNDS	UNITS
Collector to Emitter Voltage	1200	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$	13	Α
At $T_C = 110^{\circ}C$	7	Α
Collector Current Pulsed (Note 1)	20	Α
Gate to Emitter Voltage ContinuousV _{GES}	±20	V
Gate to Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T _J = 150 ^o C, Figure 2	13A at 1200V	
Power Dissipation Total at T _C = 25 ^o C	104	W
Power Dissipation Derating T _C > 25 ^o C	0.83	W/oC
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from case for 10s	300	°C
Package Body for 10s, see Techbrief 334	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15Vt _{SC}	8	μs

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Pulse width limited by maximum junction temperature.
- 2. $V_{CE(PK)} = 840V$, $T_J = 125^{\circ}C$, $R_G = 51\Omega$.

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C}, \hspace{0.1cm} \textbf{Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV _{CES}	$I_C = 250\mu A, V_{GE} = 0V$		1200	-	-	٧
Collector to Emitter Leakage Current	ICES	V _{CE} = BV _{CES}	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	-	100	μΑ
			$T_{\rm C} = 125^{\rm o}{\rm C}$	-	100	-	μΑ
			$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	1.0	mA
Collector to Emitter Saturation Voltage	V _{CE(SAT)}	I _C = 2.6A,	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	2.05	2.40	٧
		V _{GE} = 15V	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	2.75	3.50	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	$I_C = 45\mu A$, $V_{CE} = V$	/ _{GE}	6.4	6.7	-	٧
Gate to Emitter Leakage Current	I _{GES}	V _{GE} = ±20V		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{\circ}C$, $R_G = 51\Omega$, $V_{GE} = 15V$, $L = 5mH$, $V_{CE(PK)} = 1200V$		13	-	-	Α
Gate to Emitter Plateau Voltage	V _{GEP}	I _C = 2.6A, V _{CE} = 0.	.5 BV _{CES}	-	10.2	-	V
On-State Gate Charge	Q _{G(ON)}	I _C = 2.6A, V _{CE} = 0.5 BV _{CES}	V _{GE} = 15V	-	30	36	nC
			V _{GE} = 20V	-	36	43	nC
Current Turn-On Delay Time	t _d (ON)I	$ \begin{array}{l} \text{IGBT and Diode at T}_J = 25^{\text{o}}\text{C}, \\ \text{I}_{CE} = 2.6\text{A}, \\ \text{V}_{CE} = 0.8 \text{ BV}_{CES}, \\ \text{V}_{GE} = 15\text{V}, \\ \text{R}_G = 51\Omega, \\ \text{L} = 5\text{mH} \end{array} $		-	25	30	ns
Current Rise Time	t _{rl}			-	11	15	ns
Current Turn-Off Delay Time	t _{d(OFF)I}			-	205	220	ns
Current Fall Time	t _{fl}			-	260	320	ns
Turn-On Energy (Note 3)	E _{ON1}			-	96	-	μJ
Turn-On Energy (Note 3)	E _{ON2}	Test Circuit (Figure	20)	-	425	590	μЈ
Turn-Off Energy (Note 4)	E _{OFF}			-	355	390	μЈ
Current Turn-On Delay Time	t _d (ON)I	IGBT and Diode at	$T_{J} = 150^{\circ}C,$	-	21	25	ns
Current Rise Time	t _{rl}	I _{CE} = 2.6A,		-	11	15	ns
Current Turn-Off Delay Time	t _{d(OFF)} I	$V_{CE} = 0.8 \text{ BV}_{CES},$ $V_{GF} = 15V,$		-	225	240	ns
Current Fall Time	t _{fl}	$R_{G} = 15V$, $R_{G} = 51\Omega$,		-	360	420	ns
Turn-On Energy (Note 3)	E _{ON1}	L = 5mH		-	96	-	μЈ
Turn-On Energy (Note 3)	E _{ON2}	Test Circuit (Figure	20)	-	800	1100	μJ
Turn-Off Energy (Note 4)	E _{OFF}	7		-	530	580	μJ
Diode Forward Voltage	V _{EC}	I _{EC} = 2.6A		-	1.8	2.0	٧

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Diode Reverse Recovery Time	t _{rr}	$I_{EC} = 2.6A$, $dI_{EC}/dt = 200A/\mu s$	-	31	35	ns
		$I_{EC} = 2.6A$, $dI_{EC}/dt = 200A/\mu s$	-	47	52	ns
Thermal Resistance Junction To Case	$R_{ heta JC}$	IGBT	-	-	1.20	°C/W
		Diode	-	-	2.5	°C/W

NOTES:

- Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E_{ON1} is the turn-on loss of the IGBT only. E_{ON2} is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T_J as the IGBT. The diode type is specified in Figure 20.
- 4. Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 3. OPERATING FREQUENCY vs COLLECTOR TO EMITTER CURRENT




FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 9. TURN-ON DELAY TIME VS COLLECTOR TO EMITTER CURRENT




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 10. TURN-ON RISE TIME VS COLLECTOR TO EMITTER CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 11. TURN-OFF DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 13. TRANSFER CHARACTERISTIC




FIGURE 14. GATE CHARGE WAVEFORMS




FIGURE 15. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 16. COLLECTOR TO EMITTER ON-STATE VOLTAGE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 17. NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE




FIGURE 18. DIODE FORWARD CURRENT vs FORWARD VOLTAGE DROP




FIGURE 19. RECOVERY TIMES vs FORWARD CURRENT

Test Circuit and Waveforms




FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 21. SWITCHING TEST WAVEFORMS

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gateinsulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- 1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- 5. Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. Gate Protection These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information


Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (ICE) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2}; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 21. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JM}. t_{d(OFF)} is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2})$. The allowable dissipation (P_D) is defined by P_D = $(T_{JM} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed Pn. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \times I_{CE})/2$.

 $E_{\mbox{ON2}}$ and $E_{\mbox{OFF}}$ are defined in the switching waveforms shown in Figure 21. EON2 is the integral of the instantaneous power loss (ICE x VCE) during turn-on and E_{OFF} is the integral of the instantaneous power loss $(I_{CE} \times V_{CE})$ during turn-off. All tail losses are included in the calculation for EOFF; i.e., the collector current equals zero $(I_{CE} = 0).$

TO-220AB (Alternate Version) **3 LEAD JEDEC TO-220AB PLASTIC PACKAGE**




	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	2, 4
b	0.030	0.034	0.77	0.86	2, 4
b ₁	0.045	0.055	1.15	1.39	2, 4
С	0.018	0.022	0.46	0.55	2, 4
D	0.590	0.610	14.99	15.49	-
E	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54 TYP		5
e ₁	0.200 BSC		5.08 BSC		5
H ₁	0.235	0.255	5.97	6.47	-
J ₁	0.095	0.105	2.42	2.66	6
L	0.530	0.550	13.47	13.97	-
L ₁	0.110	0.130	2.80	3.30	3
ØP	0.149	0.153	3.79	3.88	-
Q	0.105	0.115	2.66	2.92	-

NOTES:

- 1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- 2. Dimension (without solder).
- 3. Solder finish uncontrolled in this area.
- 4. Add typically 0.002 inches (0.05mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 7-97.

TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE



MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b ₁	0.045	0.055	1.15	1.39	4, 5
b ₂	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
Е	0.395	0.405	10.04	10.28	-
е	0.100	TYP	2.54 TYP		7
e ₁	0.200	BSC	5.08 BSC		7
H ₁	0.045	0.055	1.15	1.39	-
J ₁	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L ₁	0.090	0.110	2.29	2.79	4, 6
L ₂	0.050	0.070	1.27	1.77	3
L ₃	0.315	-	8.01	-	2

NOTES:

- 1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
- 2. L_3 and b_2 dimensions established a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled in this area.
- Dimension (without solder).
 Add typically 0.002 inches (0.05mm) for solder plating.
- 6. L₁ is the terminal length for soldering.
- 7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 9 dated 1-98.

TO-263AB 24mm TAPE AND REEL

