


### DESCRIPTION:

The DPV128X16A is a 40-pin Pin Grid Array (PGA) consisting of two 128K X 8 UVEPROM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients. The LCCs are mounted in a pattern resulting in the smallest possible module outline.


The pins have been arranged around a central 0.3" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing two 0.1 $\mu$ f decoupling capacitors.



### FEATURES:

- Organizations Available:  
128K X 16 or 256K X 8
- Access Times:  
120, 150, 170, 200, 250ns
- Fully Static Operation - No clock or refresh required
- Programming Voltage 13.0 Vdc
- Simple Programming Requirements
- Three-State Outputs
- High Speed Programming Algorithm (100 $\mu$ s Pulses Typ.)
- Common Data Inputs and Outputs
- Power Consumption:  
11mW (Standby)  
0.55W (Active)
- TTL-compatible Inputs and Outputs
- 40-Pin PGA (Pin Grid Array) Package

### FUNCTIONAL BLOCK DIAGRAM



### PIN-OUT DIAGRAM

(TOP VIEW)

CE0	1	I/O7	11	1	11	21	I/O3	31	VDD
A13	2	I/O6	12	2	12	22	I/O2	32	A0
A10	3	I/O5	13	3	13	23	I/O1	33	A1
A8	4	I/O4	14	4	14	24	I/O0	34	A3
A15	5	OE	15	5	15	25	A4	35	A5
A9	6	PGM	16	6	16	26	VPP	36	A6
A16	7	I/O15	17	7	17	27	I/O11	37	A7
A2	8	I/O14	18	8	18	28	I/O10	38	A12
A11	9	I/O13	19	9	19	29	I/O9	39	A14
VSS	10	I/O12	20	10	20	30	I/O8	40	CE1

### PIN NAMES

A0 - A16	Address Inputs
I/O0 - I/O15	Data In/Out
CE0, CE1	Chip Enables
OE	Output Enable
PGM	Program Enable
VDD	Power (+ 5V)
VSS	Ground
VPP	Programming Voltage
N.C.	No Connect

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
V <sub>DD</sub>	Supply Voltage <sup>2</sup>	-0.5 to +7.0	°C
V <sub>IO</sub>	Input/Output Voltage <sup>2</sup>	-0.5 to +7.0	V
V <sub>PP</sub>	Programming Voltage <sup>2</sup>	-0.5 to 14.0	V

## AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	≤ 20ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

RECOMMENDED OPERATING RANGE <sup>2</sup>


Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage <sup>4</sup>	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +1.0	V
V <sub>IL</sub>	Input LOW Voltage	-0.2		0.8	V
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage <sup>5</sup>	12.75	13.0	13.25	V
T <sub>A</sub>	Operating Temperature	C	0	+25	°C
		I	-40	+25	
		M/B	-55	+25	

## OUTPUT LOAD

Load	C <sub>L</sub>	Parameters Measured
1	100pF	except t <sub>DF</sub> and t <sub>DFP</sub>
2	5pF	t <sub>DF</sub> and t <sub>DFP</sub>

Figure 1. Output Load

\* Including Probe and Jig Capacitance.

CAPACITANCE <sup>3</sup>: T<sub>A</sub> = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C <sub>CE</sub>	Chip Enable	15	pF	V <sub>IN</sub> = 0V
C <sub>ADR</sub>	Address Input	35		
C <sub>OE</sub>	Output Enable	35		
C <sub>I/O</sub>	Data Input/Output	25		
C <sub>P</sub>	Program Enable	35		

## DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	X8		X16		Unit
			Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub>	-20	+20	-20	+20	μA
I <sub>OUT</sub>	Output Leakage Current	$\overline{CE}$ = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-20	+20	-10	+10	μA
I <sub>CC</sub>	V <sub>DD</sub> Operating Current, Read	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA Cycle = min., Duty = 100%		50		100	mA
I <sub>SB1</sub>	V <sub>DD</sub> Standby Current (TTL)	$\overline{CE}$ = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2		2	mA
I <sub>SB2</sub>	V <sub>DD</sub> Standby Current (CMOS)	$\overline{CE}$ = V <sub>DD</sub> ± 0.3V, I <sub>OUT</sub> = 0mA V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.3V or V <sub>IN</sub> ≤ +0.3V		200		200	mA
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current Programming	$\overline{CE}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , T <sub>A</sub> = +25°C		20		40	mA
I <sub>PP3</sub>	V <sub>PP</sub> Supply Current Read <sup>4</sup>	$\overline{CE}$ , $\overline{OE}$ = V <sub>IL</sub> , I <sub>OUT</sub> > 0mA		20		20	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 2.1mA		0.45		0.45	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -400μA	2.4		2.4		V

## FUNCTIONS AND PIN CONNECTIONS

Mode		Function	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	$V_{PP}$	$V_{DD}$	I/O0 - I/O15
Read Operations	Read		L	L	X	5.0V	5.0V	Data Out
	Output Deselect		L	H	X			High Impedance
	Standby		H	X	X			High Impedance
Program Operations ( $T_A = +25 \pm 5^\circ\text{C}$ )	Program		L	H	L	13.0V	6.5V	Data In
	Program Inhibit		H	X	X			High Impedance
	Program Verify		L	L	H			Data Out

L = LOW, H = HIGH and X = Don't Care


## AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges

No.	Symbol	Parameter	120ns		150ns		170ns		200ns		250ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{ACC}$	Address Access Time <sup>8</sup>		120		150		170		200		250	ns
2	$t_{CE}$	Chip Enable to Output Valid <sup>7</sup>		120		150		170		200		250	ns
3	$t_{OE}$	Output Enable to Output Valid <sup>7, 8</sup>		40		40		65		75		100	ns
4	$t_{DF}$	$\overline{OE}$ or $\overline{CE}$ HIGH to Output Float <sup>3, 9</sup>	0	35	0	40	0	50	0	60	0	60	ns
5	$t_{OH}$	Output Hold from Address Change	0		0		0		0		0		ns


## AC PROGRAMMING CONDITIONS AND CHARACTERISTICS: Over operating ranges

No.	Symbol	Parameter	Min.	Max.	Unit
6	$t_{AS}$	Address Set-up Time	2		$\mu\text{s}$
7	$t_{CES}$	Chip Enable Set-up Time	2		$\mu\text{s}$
8	$t_{OES}$	Output Enable Set-up Time	2		$\mu\text{s}$
9	$t_{DS}$	Data Set-up Time	2		$\mu\text{s}$
10	$t_{VCS}$	$V_{DD}$ Set-up Time <sup>5</sup>	2		$\mu\text{s}$
11	$t_{VPS}$	$V_{PP}$ Set-up Time <sup>5</sup>	2		$\mu\text{s}$
12	$t_{AH}$	Address Hold Time	0		$\mu\text{s}$
13	$t_{DH}$	Data Hold Time	2		$\mu\text{s}$
14	$t_{DFP}$	Output Enable HIGH Output Float Delay <sup>3</sup>	0	130	ns
15	$t_{PW}$	Programming Pulse Width <sup>10</sup>	95	105	$\mu\text{s}$
16	$t_{OE}$	Data Valid from Output Enable		150	ns

### READ TIMING



### PROGRAMMING TIMING <sup>4</sup>



## PROGRAMMING AND ERASING INFORMATION

## Programming

Upon delivery from Dense-Pac, or after erasure (See *Erasure section*), the DPV128X16A contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV128X16A through the procedure of programming. A 0.1 $\mu$ F capacitor between Vpp and Vss is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.5V and +13.0V to be applied to VDD and Vpp respectively.

Individual bytes or address locations can be selected and programmed by using the programming algorithm shown in Figure 2. In the programming mode,  $\overline{OE}$  is set at VIH, VDD is set at +6.5V, and then Vpp is set at +13.0V followed by  $\overline{CE}$  being set to VIL. After the applied address and input data signals are stable, programming is accomplished by a 100 $\mu$ s VIL pulse on the  $\overline{PGM}$  pin (refer to the *Programming Timing Diagram*).

First program each address with a 100 $\mu$ s pulse on the  $\overline{PGM}$  without verification. Then return to first address and start a verification loop verifying each address. If an address location fails verification, apply up to 10 consecutive 100 $\mu$ s  $\overline{PGM}$  pulses with a verification after each pulse.

If the device fails to program after 10 attempts, the programming is considered failed. After the byte is verified, continue the algorithm through all the required addresses. Lower Vpp to +5.0V and then lower VDD to 5.0V and compare the data programmed with the original data to determine if the device passes. A programming adapter for programming on standard EPROM programmers is available, contact Dense-Pac sales for more information.

## Erasure


To clear all locations of their programmed contents it is necessary to expose the DPV128X16A to an ultraviolet light source. A dosage of 15W-seconds/cm<sup>2</sup> is required to completely erase a DPV128X16A. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (A) with an intensity of 12,000 $\mu$ W/cm<sup>2</sup>] for 20 minutes.

The DPV128X16A and similar devices can be erased by light sources having wavelengths shorter than 4000A. Although erasure time will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV128X16A. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

## NOTES:

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are with respect to Vss.
3. This parameter is guaranteed and not 100% tested.
4. VDD must be applied either coincident with or before Vpp and removed either coincident with or after Vpp.
5. Vpp must not be greater than 14.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with Vpp = 13.0V. Also, during  $\overline{CE} = V_{IL}$ , Vpp must not be switched from 5.0V to 13.0V or vice-versa.
6.  $t_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ , VDD = 5.0V  $\pm$  0.5V, and Vpp = VDD reading.  $t_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ , VDD = 6.5V  $\pm$  0.25V, Vpp = 13.0V  $\pm$  0.25V programming.
7.  $\overline{OE}$  may be delayed up to tCE-to $\overline{OE}$  after the following edge of  $\overline{CE}$  without impact on tCE.
8.  $\overline{OE}$  may be delayed up to tACC-to $\overline{OE}$  after the following Address is valid without impact on tACC.
9. TDF is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
10. Program Pulse Width Tolerance is 100 $\mu$ s  $\pm$  5%.

Figure 2. Programming Flow Chart




## ORDERING INFORMATION

DP	V	128	X	16	A	-XX	X	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	PACKAGE	SPEED	GRADE	
								C COMMERCIAL 0°C to +70°C
								I INDUSTRIAL -40°C to +85°C
								M MILITARY -55°C to +125°C
								B* MIL-PROCESSED -55°C to +125°C
						12		120ns
						15		150ns
						17		170ns
						20		200ns
						25		250ns
					A			40-PIN PGA MODULE
								MODULE WITHOUT SUPPORT LOGIC
								UVEPROM

\* B grade modules are constructed with 883 devices.

## MECHANICAL DIAGRAMS

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92641-1428  
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772