
DENSE-PAC

DESCRIPTION:

The DPV128X16A is a 40-pin Pin Grid Array (PGA) consisting of two 128K X 8 UVEPROM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients. The LCCs are mounted in a pattern resulting in the smallest possible module outline.

The pins have been arranged around a central 0.3" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing two $0.1\mu f$ decoupling capacitors.




FEATURES:

- Organizations Available: 128K X 16 or 256K X 8
- Access Times:

120, 150, 170, 200, 250ns

- Fully Static Operation No clock or refresh required
- Programming Voltage 13.0 Vdc
- Simple Programming Requirements
- Three-State Outputs
- High Speed Programming Algorithm (100µs Pulses Typ.)
- Common Data Inputs and Outputs
- Power Consumption: 11mW (Standby) 0.55W (Active)
- TTL-compatible Inputs and Outputs
- 40-Pin PGA (Pin Grid Array) Package

| PIN NAMES | | | | | | |
|-----------------|---------------------|--|--|--|--|--|
| A0 - A16 | Address Inputs | | | | | |
| I/O0 - I/O15 | Data In/Out | | | | | |
| CEO, CE1 | Chip Enables | | | | | |
| ŌĒ | Output Enable | | | | | |
| PGM | Program Enable | | | | | |
| V _{DD} | Power (+ 5V) | | | | | |
| Vss | Ground | | | | | |
| Vpp | Programming Voltage | | | | | |
| N.C. | No Connect | | | | | |



| | | | | PIN-OUT | DIAGR | AM | | | | |
|-----|----|-------|----|-------------|-------|-----|----|-------|----|-----|
| | | | | (TOP | VIEW) | | | | | |
| CEØ | 1 | 1/07 | 11 | 10 | 21) | 31) | 21 | 1/03 | 31 | VDD |
| A13 | 2 | 1/06 | 12 | 2 2 | 22 | 32 | 22 | 1/02 | 32 | ΑØ |
| A1Ø | 3 | 1/05 | 13 | 3 13 | 23) | 33 | 23 | 1/01 | 33 | A1 |
| A8 | 4 | 1/Ø4 | 14 | 4 4 | 24 | 34) | 24 | 1/00 | 34 | А3 |
| A15 | 5 | ŌĒ | 15 | ⑤ ⑤ | 25 | 35) | 25 | A4 | 35 | A5 |
| A9 | 6 | PGM | 16 | 6 6 | 26 | 36 | 26 | VPP | 36 | A6 |
| A16 | 7 | 1/015 | 17 | 70 | 27 | 37) | 27 | 1/011 | 37 | A7 |
| A2 | 8 | 1/014 | 18 | ® 18 | 28 | 38) | 28 | 1/010 | 38 | A12 |
| A11 | 9 | 1/013 | 19 | 9 19 | 29 | 39) | 29 | 1/09 | 39 | A14 |
| vss | 10 | 1/012 | 2Ø | 10 20 | 30 | 40 | 3Ø | 1/08 | 40 | CE1 |
| | | ' | | | | | | | | |

30A049-00 REV. B 207

■ 2759415 0001393 6T8

| | ABSOLUTE MAXIMUM RATINGS 1 | | | | | | | | | |
|------------------|----------------------------------|--------------|------|--|--|--|--|--|--|--|
| Symbol | Parameter | Value | Unit | | | | | | | |
| TstG | Storage Temperature | -65 to +125 | °C | | | | | | | |
| TBIAS | Temperature Under Bias | -55 to +125 | °C | | | | | | | |
| V_{DD} | Supply Voltage ² | -0.5 to +7.0 | °C | | | | | | | |
| V _{1/0} | Input/Output Voltage 2 | -0.5 to +7.0 | V | | | | | | | |
| V_{PP} | Programming Voltage ² | -0.5 to 14.0 | ٧ | | | | | | | |


| AC TEST CONDITIONS | | | | | |
|---------------------------------|------------|--|--|--|--|
| Input Pulse Levels | 0V to 3.0V | | | | |
| Input Pulse Rise and Fall Times | ≤ 20ns | | | | |
| Input Timing Reference Levels | 1.5V | | | | |
| Output Timing Reference Levels | 1.5V | | | | |

| R | RECOMMENDED OPERATING RANGE ² | | | | | | | | | | |
|----------|--|--------------------|----------------|----------------------|-------|------|--|--|--|--|--|
| Symbol | Characteri | stic | Min. | Тур. | Max. | Unit | | | | | |
| V_{DD} | Supply Voltage | 4.5 | 5.0 | 5.5 | V | | | | | | |
| ViH | Input HIGH V | 2.2 | | V _{DD} +1.0 | V | | | | | | |
| VIL | Input LOW Vo | -0.2 | | 0.8 | ٧ | | | | | | |
| V_{PP} | V _{PP} Supply Vo | ltage ⁵ | 12. 7 5 | 13.0 | 13.25 | ٧ | | | | | |
| | | С | 0 | +25 | + 70 | | | | | | |
| TA | Operating Temperature | | -4 0 | +25 | +85 | °C | | | | | |
| | | -55 | +25 | +125 | | | | | | | |

| OUTPUT LOAD | | | | | | | |
|-------------|-------|---|--|--|--|--|--|
| Load | CL | Parameters Measured | | | | | |
| 1 | 100pF | except t _{DF} and t _{DFP} | | | | | |
| 2 | 5pF | tor and tore | | | | | |

| CAPACITANCE ³ : $T_A = 25^{\circ}C$, $F = 1.0MHz$ | | | | | | | | |
|---|-------------------|------|------|----------------------|--|--|--|--|
| Symbol | Parameter | Max. | Unit | Condition | | | | |
| C _{CE} | Chip Enable | 15 | | | | | | |
| CADR | Address Input | 35 | | | | | | |
| COE | Output Enable | 35 | рF | V _{IN} = 0V | | | | |
| C _{I/O} | Data Input/Output | 25 | | Į i | | | | |
| СР | Program Enable | 35 | | | | | | |

Figure 1. Output Load
* Including Probe and Jig Capacitance.



| | DC OPERATING CHARACTERISTICS: Over operating ranges | | | | | | | | | | |
|------------------|---|--|----------|------|------|------|-------|--|--|--|--|
| Symbol | | Test Conditions | | (8 | X | Unit | | | | | |
| | | | Min. | Max. | Min. | Max. | Cilit | | | | |
| lın | Input Leakage Current | V _{IN} = V _{DD} | -20 | +20 | -20 | +20 | μА | | | | |
| Іоит | Output Leakage Current | CE = V _{IH} , V _{IN} = V _{DD} or V _{SS} | -20 | +20 | -10 | +10 | μА | | | | |
| Icc | V _{DD} Operating Current, Read | V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA Cycle=min., Duty=100% | | 50 | | 100 | mA | | | | |
| I _{SB1} | V _{DD} Standby Current (TTL) | CE = V _{IH} , V _{IN} = V _{IH} or V _{IL} | | 2 | | 2 | mA | | | | |
| I _{SB2} | V _{DD} Standby Current (CMOS) | \overline{CE} = V _{DD} ± 0.3V, I _{OUT} = 0mA V _{IN} ≥ V _{DD} -0.3V or V _{IN} ≤ +0.3V | | 200 | | 200 | mA | | | | |
| I _{PP1} | VPP Supply Current Programming | $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, T_A = +25^{\circ}C$ | | 20 | | 40 | mA | | | | |
| I _{PP3} | V _{PP} Supply Current Read ⁴ | \overline{CE} , $\overline{OE} = V_{IL}$, $I_{OUT} > 0mA$ | <u> </u> | 20 | | 20 | μА | | | | |
| Vol | Output LOW Voltage | I _{OUT} = 2.1 mA | | 0.45 | | 0.45 | V | | | | |
| VoH | Output HIGH Voltage | lout = -400μA | 2.4 | | 2.4 | | V | | | | |

208

30A049-00 REV. B


2759415 0001394 534 📼


| FUNCTIONS AND PIN CONNECTIONS | | | | | | | | |
|-------------------------------|-----------------|----|----|-----|-------|-----------------|----------------|--|
| Mode | Function | CE | ŌĒ | PGM | Vpp | V _{DD} | I/O0 - I/O15 | |
| | Read | L | L | Х | | | Data Out | |
| Read | Output Deselect | L | Н | Х | 5.0V | 5.0V | High Impedance | |
| Operations | Standby | Н | Х | Х | 1 | | High Impedance | |
| Program | Program | L | Н | L | 13.0V | | Data In | |
| Operations | Program Inhibit | Н | X | X | | 6.5V | High Impedance | |
| $(T_A = +25 \pm 5^{\circ}C)$ | Program Verify | L | L | Н | 1 | | Data Out | |

L = LOW, H = HIGH and X = Don't Care

| | | RATING CONDITIONS A Parameter | 120ns | | 150ns | | 170ns | | 200ns | | 250ns | | Unit |
|------------|-----------------|--|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| No. Symbol | Min. | | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Cint | |
| 1 | tacc | Address Access Time 8 | | 120 | | 150 | | 170 | | 200 | | 250 | ns |
| 2 | tce | Chip Enable to Output Valid ⁷ | | 120 | | 150 | | 170 | | 200 | | 250 | ns |
| 3 | toe | Output Enable to Output Valid ^{7,8} | | 40 | | 40 | | 65 | | 75 | | 100 | ns |
| 4 | t _{DF} | OE or CE HIGH to Output Float ^{3, 9} | 0 | 35 | 0 | 40 | 0 | 50 | 0 | 60 | 0 | 60 | ns |
| 5 | tон | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | 0 | | ns |

| | AC PROGRAMMING CONDITIONS AND CHARACTERISTICS: Over operating ranges | | | | | | | | |
|-----|--|--|------|------|------|--|--|--|--|
| No. | Symbol | Parameter | Min. | Max. | Unit | | | | |
| 6 | tas | Address Set-up Time | 2 | | μs | | | | |
| 7 | tces | Chip Enable Set-up Time | 2 | | μs | | | | |
| 8 | toes | Output Enable Set-up Time | 2 | | μs | | | | |
| 9 | tos | Data Set-up Time | 2 | | μs | | | | |
| 10 | tvcs | V _{DD} Set-up Time ⁵ | 2 | | μs | | | | |
| 11 | tvps | V _{PP} Set-up Time ⁵ | 2 | | μѕ | | | | |
| 12 | tan | Address Hold Time | . 0 | | μs | | | | |
| 13 | ton | Data Hold Time | 2 | | μs | | | | |
| 14 | t _{DFP} | Output Enable HIGH Output Float Delay 3 | 0 | 130 | ns | | | | |
| 15 | tpw | Programming Pulse Width 10 | 95 | 105 | μs | | | | |
| 16 | toe | Data Valid from Output Enable | | 150 | ns | | | | |





210

30A049-00 REV. B

2759415 0001396 307

PROGRAMMING AND ERASING INFORMATION

Programming

Upon delivery from Dense-Pac, or after erasure (See Erasure section), the DPV128X16A contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV128X16A through the procedure of programming. A $0.1\mu F$ capacitor between Vpp and Vss is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.5V and +13.0V to be applied to VpD and Vpp respectively.

Individual bytes or address locations can be selected and programmed by using the programming algorithm shown in Figure 2. In the programming mode, \overline{OE} is set at V_{IH} , V_{DD} is set at +6.5V, and then V_{PP} is set at +13.0V followed by \overline{CE} being set to V_{IL} . After the applied address and input data signals are stable, programming is accomplished by a $100\mu s$ V_{IL} pulse on the \overline{PGM} pin (refer to the Programming Timing Diagram).

First program each address with a 100 μ s pulse on the PGM without verification. Then return to first address and start a verification loop verifying each address. If an address location fails verification, apply up to 10 consecutive 100 μ s PGM pulses with a verification after each pulse.

If the device fails to program after 10 attempts, the programming is considered failed. After the byte is verified, continue the algorithm through all the required addresses. Lower Vpp to +5.0V and then lower Vpp to 5.0V and compare the data programmed with the original data to determine if the device passes. A programming adapter for programming on standard EPROM programmers is available, contact Dense-Pac sales for more information.

Erasure

To clear all locations of their programmed contents it is necessary to expose the DPV128X16A to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase a DPV128X16A. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (A) with an intensity of 12,000μW/cm²] for 20 minutes.


The DPV128X16A and similar devices can be erased by light sources having wavelengths shorter than 4000A. Although erasure time will be much longer than with UV sources at 2537A, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV128X16A. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to
 the device. This is stress rating only and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. All voltages are with respect to Vss.
- 3. This parameter is guaranteed and not 100% tested.
- 4. VDD must be applied either coincident with or before Vpp and removed either coincident with or after Vpp.
- 5. Vpp must not be greater than 14.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with Vpp = 13.0V. Also, during CE = V_{IL}, Vpp must not be switched from 5.0V to 13.0V or vice-versa.
- 6. $t_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 5.0\text{V} \pm 0.5\text{V}$, and $V_{PP} = V_{DD}$ reading. $t_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{DD} = 6.5\text{V} \pm 0.25\text{V}$, $V_{PP} = 13.0\text{V} \pm 0.25\text{V}$ programming.
- 7. OE may be delayed up to tCE-tOE after the following edge of CE without impact on tCE.
- 8. OE may be delayed up to tACC-TOE after the following Address is valid without impact on tACC.
- 9. T_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.
- 10. Program Pulse Width Tolerance is 100μs ± 5%.

30A049-00 REV. B 211


2759415 0001397 243 📠




212

30A049-00 REV. B

■ 2759415 0001398 18T ■



^{*} B grade modules are constructed with 883 devices.



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772

30A049-00 REV.B 2759415 0001399 016 ■