


# CED3055LA/CEU3055LA





Nov. 2002

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

6

- 30V , 12A ,  $R_{DS(ON)}=60m\Omega$  @  $V_{GS}=10V$ .  
 $R_{DS(ON)}=90m\Omega$  @  $V_{GS}=5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	30	V
Gate-Source Voltage	VGS	$\pm 20$	V
Drain Current-Continuous -Pulsed	Id	12	A
	IdM	45	A
Drain-Source Diode Forward Current	Is	12	A
Maximum Power Dissipation @ Tc=25°C Derate above 25°C	PD	31	W
		0.25	W/°C
Operating and Storage Temperature Range	TJ, TSTG	-55 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	4.0	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W

# CED3055LA/CEU3055LA

## ELECTRICAL CHARACTERISTICS (T<sub>c</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V			1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V			±100	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	0.8		2.5	V
Drain-Source On-State Resistance	R <sub>D(S(ON))</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A		45	60	mΩ
		V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 12A		70	90	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	12			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 12A		20		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V f = 1.0MHz		364		pF
Output Capacitance	C <sub>OSS</sub>			197		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			62		pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = 15V, I <sub>D</sub> = 12A V <sub>GS</sub> = 10V, R <sub>GEN</sub> = 2.5Ω		12	25	ns
Rise Time	t <sub>r</sub>			5	15	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			14	30	ns
Fall Time	t <sub>f</sub>			14	30	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 15V, I <sub>D</sub> = 6A V <sub>GS</sub> = 10V		10	15	nC
Gate-Source Charge	Q <sub>gs</sub>			2		nC
Gate-Drain Charge	Q <sub>gd</sub>			3		nC

6

# CED3055LA/CEU3055LA

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_S = 12\text{A}$		0.9	1.3	V

6

### Notes

- a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature

# CED3055LA/CEU3055LA




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

# CED3055LA/CEU3055LA

6




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve