



ATT1700A Series Serial ROM

Features

- 32K, 64K, and 128K x 1 Serial ROMs for configuration of ATT3000 and *ORCA*® Series FPGAs
- Pinout and functional replacement of *Xilinx XC1700*¹ series
- Simple four-wire interface
- Cascadable to support large FPGAs, multiple configurations, and multiple FPGAs
- 8-pin, plastic DIP; 8-pin SONB; and 20-pin PLCC packages
- Programming support from leading programmer manufacturers
- Programmable polarity on RESET/OE pin
- Full static operation
- Standby current—100 μ A maximum
- Operating current—10 mA maximum
- 10 MHz maximum clock rate
- Electrostatic discharge protection: >4000 V
- Temperature ranges:
Commercial: 0 °C to 70 °C
Industrial: -40 °C to +85 °C


1. *Xilinx* and *XC1700* are registered trademarks of Xilinx, Inc.
2. *Intel* is a registered trademark of Intel Corporation.
3. *Motorola* is a registered trademark of Motorola, Inc.
4. *Tektronix* is a registered trademark of Tektronix, Inc.

Description

The ATT1700A Series Serial ROM family provides easy-to-use, cost-effective, nonvolatile memory for configuring ATT3000 and *ORCA* Series FPGAs. The ATT1700A Series consists of one-time programmable (OTP) devices. The ATT1700A devices are available in 8-pin, plastic DIP, 8-pin SONB, and 20-pin PLCC packages.

The ATT1700A Series is a pinout and functional replacement for the ATT1700 and *Xilinx XC1700* families (see Figure 1) and can be programmed by most commercially available programmers. FPGA development tools, such as *ORCA* Foundry, generate configuration files in *Intel*², *Motorola*³, and *Tektronix*⁴ formats for use in programmers.

The ATT1700A Series is most often used when the ATT3000 Series and *ORCA* Series FPGAs are configured in the master serial mode. The primary advantage of this configuration mode is that it provides a simple, four-wire interface between the FPGA and serial ROM (see Figure 2).



5-3977

Figure 1. Block Diagram

Pin Information

Table 1. Pin Descriptions

Symbol	Pin Numbers		I/O	Function
	8-Pin	20-Pin		
DATA	1	2	O	DATA output from the serial ROM to FPGA synchronous with the CLOCK input. DATA is 3-stated when either \overline{CE} or OE is inactive.
CLOCK	2	4	I	CLOCK is an input used to increment the address pointer which strobes data out of the DATA pin.
RESET/OE	3	6	I	RESET/OUTPUT ENABLE is a dual-function pin used to reset and enable the ATT1700A Series device. An active level on both \overline{CE} and OE inputs enables data out of the DATA pin. An active level on RESET resets the address pointer. When the serial ROM is programmed, the polarity of RESET/OE is set either with RESET active-high and \overline{OE} active-low or with \overline{RESET} active-low and OE active-high.
\overline{CE}	4	8	I	CHIP ENABLE is an input used to select the device. An active level on both \overline{CE} and OE enables data out of the device. A high on \overline{CE} disables the address pointer and forces the serial ROM into a low-power mode.
Vss	5	10	I	Ground.
\overline{CEO}	6	14	O	CHIP ENABLE OUT is asserted low on the clock cycle following the last bit read from the device. \overline{CEO} remains low as long as \overline{CE} and OE are both active.
VPP	7	17	I	VPP is an input used by programmers when programming the serial ROM. The programming operations, voltages, and timing are defined later in this data sheet. For read operations, VPP must be tied directly to VDD.
VDD	8	20	I	Power supply.

FPGA Configuration

The functionality of Lucent Technologies Microelectronics Group's FPGAs is determined by the contents of the FPGA's configuration memory. The configuration memory is loaded either automatically at powerup or with a configuration command by pulsing the PRGM pin low. The FPGAs can be programmed in a variety of modes, and the mode used is determined by the inputs into the FPGA's M[2:0] pins. The configuration modes allow the FPGA to act as a master or a slave and also allow configuration data to be transmitted either serially or in parallel. The ATT1700A Series ROMs are targeted for use when the FPGA is configured serially, primarily in the master serial mode. Table 2 provides the configuration memory requirements for Lucent's FPGAs.

FPGA Master Serial Configuration Mode

The master serial mode provides a simple interface between the FPGA and the serial ROM. Four interface lines, DATA, CLOCK, \overline{CE} , and RESET/OE, are required to configure the FPGA. Upon powerup or a configure command (PRGM in ORCA, PROG in ATT3000), when the FPGA's M[2:0] pins are low, the FPGA configures using the master serial mode. The configuration data is transmitted serially into the FPGA's DIN pin from the serial ROM's DATA pin. To synchronize the data, the FPGA's CCLK output is routed into the serial ROM's CLOCK input.

Because the FPGA DIN signal may be unused after FPGA configuration, it is necessary to avoid an unresolved state once the serial ROM has finished sending configuration data. If this pin is used only for the configuration process, it should be configured so that it does not float. This can be accomplished by programming it as an output during normal operation or by programming it as an input with an internal pull-up resistor enabled. CCLK must also be pulled up following configuration.

Signal contention on the DIN pin must be avoided if it is to be used for a user I/O signal after configuration. To avoid contention, the FPGA DONE signal may be programmed (selected in ORCA Foundry) to go high prior to the FPGA I/O signals being enabled. An alternative is to use the FPGA's \overline{LDC} to drive the serial ROM's \overline{CE} pin, rather than DONE, and configure \overline{LDC} to output a constant logic 1 high-voltage level after configuration. Control of the serial ROM's \overline{CE} and RESET/OE pins varies, depending upon the FPGA series being used, and is described in subsequent sections.

Table 2. Configuration Requirements

Lucent FPGA	Memory Requirements
ATT3020	14,819
ATT3030	22,216
ATT3042	30,824
ATT3064	46,104
ATT3090	64,200
ATT1C03	57,144
ATT1C05	76,376
ATT1C07	98,296
ATT1C09	122,904
ATT2C04/OR2C04A/OR2T04A	65,424
ATT2C06/OR2C06A/OR2T06A	91,024
ATT2C08/OR2C08A/OR2T08A	115,600
ATT2C10/OR2C10A/OR2T10A	148,944
ATT2C12/OR2C12A/OR2T12A	179,856
ATT2C15/OR2C15A/OR2T15A	220,944
ATT2C26/OR2C26A/OR2T26A	307,024
ATT2C40/OR2C40A/OR2T40A	474,176
OR3C55/OR3T55	387,048
OR3C80/OR3T80	562,664
OR3T125	872,488

The FPGA serial ROM interface used also depends upon the system and configuration requirements. The following are some typical system requirements:

- Configuring an FPGA at powerup
- Configuring an FPGA in response to a configure command
- One serial ROM configures an FPGA with multiple configuration programs
- Cascaded serial ROMs configure daisy-chained FPGAs

In addition to the clock and data lines, the FPGA pins used in configuration/start-up are RESET, DONE, PRGM, \overline{LDC} , HDC, and INIT. Normally, only a small subset of these pins is used to control the serial ROM's \overline{CE} and RESET/OE pins. In some applications, the RESET/OE signal is generated by the system host, not the FPGA. For example, the host may generate a system reset, allowing the FPGA and the serial ROM to be reset synchronously.

FPGA Configuration (continued)**ATT3000 Series/ORCA Series Differences**

While both the ATT3000 and *ORCA* Series have $\overline{\text{RESET}}$, $\overline{\text{LDC}}$, $\overline{\text{HDC}}$, $\overline{\text{INIT}}$, $\overline{\text{DIN}}$, $\overline{\text{CCLK}}$, and $\overline{\text{DOUT}}$ pins, there are some configuration differences in the FPGAs. The ATT3000 Series $\overline{\text{DONE/PROG}}$ pin is a shared open-drain I/O, while the *ORCA* Series has discrete $\overline{\text{DONE}}$ and $\overline{\text{PRGM}}$ pins. When the system generates a configure command to the ATT3000, the $\overline{\text{DONE/PROG}}$ pin is held low throughout the configuration cycle. For the *ORCA* Series, the $\overline{\text{PRGM}}$ pin is pulsed low and returned high to initiate configuration. A second difference is the internal pull-ups on the mode select pins. For the ATT3000 Series, only M2 has an internal pull-up during configuration, but for the *ORCA* Series, M[3:0] have pull-ups.

Configuring the FPGA at Powerup


The ATT1700A Series can configure FPGAs at powerup. There is level-sensitive, power-on-reset circuitry included in the device that resets the address pointer during powerup. The ATT3000 and *ORCA* FPGAs enable the serial ROM using either the $\overline{\text{DONE}}$ (or $\overline{\text{LDC}}$) and $\overline{\text{INIT}}$ pins. If these signals are low at powerup and they are connected to the $\overline{\text{CE}}$ and $\overline{\text{RESET/OE}}$ pins on the serial ROM, the FPGA is programmed from the serial ROM (see Figures 2 and 3). When these FPGA signals go high at the end of configuration, the serial ROM is disabled.

Configuring the *ORCA* Series FPGA with a Configure Command

The FPGA needs to enable the serial ROM's $\overline{\text{RESET/OE}}$ and $\overline{\text{CE}}$ inputs. The polarity of the $\overline{\text{RESET/OE}}$ input is programmable in the ATT1700A Series. In the method shown in Figure 2, the system generates an active-low configure pulse to the FPGA's $\overline{\text{PRGM}}$ pin. This configuration pulse causes the FPGA to drive its $\overline{\text{INIT}}$ pin low, which forces a $\overline{\text{RESET}}$ on the serial ROM $\overline{\text{RESET/OE}}$ pin (with the $\overline{\text{RESET/OE}}$ pin programmed for active-low $\overline{\text{RESET}}$ and active-high $\overline{\text{OE}}$). The FPGA's $\overline{\text{DONE}}$ pin is routed to the serial ROM's $\overline{\text{CE}}$ pin. At the end of configuration, $\overline{\text{DONE}}$ returns high, disabling the serial ROM. Alternatively, the $\overline{\text{LDC}}$ pin can be used instead of the $\overline{\text{DONE}}$ pin to enable the serial ROM.

Configuring the ATT3000 Series FPGA with a Configure Command

In the method illustrated in Figure 3, the system generates an active-low configure pulse on the FPGA's $\overline{\text{DONE/PROG}}$ pin. The system then releases the open-drain $\overline{\text{DONE/PROG}}$ pin, allowing the FPGA to control it and drive it low during configuration. $\overline{\text{DONE/PROG}}$ is generally connected to both the $\overline{\text{CE}}$ and $\overline{\text{RESET/OE}}$ pins of the serial ROM, which has been programmed so that $\overline{\text{RESET}}$ is active-high and $\overline{\text{OE}}$ is active-low. At the end of configuration, the $\overline{\text{DONE/PROG}}$ pin returns high, disabling and resetting the serial ROM. The $\overline{\text{LDC}}$ pin may be used instead of the $\overline{\text{DONE/PROG}}$ pin to enable the serial ROM, as shown.

**Figure 2. *ORCA* Master Serial Configuration**

FPGA Configuration (continued)




Figure 3. ATT3000 Master Serial Configuration

Programming the FPGA with the Address Pointer Unchanged Upon Completion

In the two interfaces previously discussed, the serial ROM is reset at the completion of configuration. This is typically the case when one or more serial ROMs are used to configure one or more FPGAs with one configuration program. In applications in which a serial ROM is used to configure an FPGA with multiple configuration programs, the address pointer should not be reset. This allows the next configuration program to be loaded at the next internal ROM address.

When multiple FPGA configurations are stored in a serial ROM, the OE pin of the serial ROM should be tied low. Upon powerup, the internal address pointer is reset and configuration begins with the first set of configuration data stored in memory. Since the OE pin is held low, the address pointer is left unchanged after configuration is complete. To reprogram the FPGA with another program, the DONE/PROG or PRGM pin is pulled low, and configuration begins at the last value of the address pointer.

FPGA Configuration (continued)

Cascading Serial ROMs

Figure 2 and Figure 3 also illustrate the cascading of serial ROMs. This is done to provide additional memory for large FPGAs and/or for configuring multiple FPGAs in a daisy chain. The serial ROMs are cascaded with the next ROM's \overline{CE} input connected to the \overline{CEO} output of the previous serial ROM. All of the cascaded serial ROM's DATA lines are routed to the FPGA's DIN input, and the FPGA's CCLK output is routed in parallel to all of the serial ROMs' CLOCK inputs.

After the last bit from the first serial ROM is read, the first serial ROM asserts \overline{CEO} low and disables its DATA output. The next serial ROM recognizes the low on its \overline{CE} input and enables its DATA output. The inactive \overline{CE} into all serial ROMs causes the inactive DATA pins to be 3-stated after configuration is finished.

The ATT3000 DONE/ \overline{PROG} signal and the *ORCA* DONE signal are open-drain outputs with optional internal pull-ups and can be used to control the output enable of multiple serial ROMs. Extremely large, cascaded serial memories may require additional logic if the DONE/ \overline{PROG} or DONE signals are too slow to activate many serial ROMs.

Standby Mode

The ATT1700A Series enters a low-power standby mode when \overline{CE} is high. In standby mode, the serial ROM consumes less than 100 μ A of current. The DATA pin remains in the high-impedance state regardless of the state of the RESET/OE input.

RESET/OE Polarity

The ATT1700A Series allows the user to select the polarity of the dual-function RESET/OE pin. The PROM programmer software is used to program the desired polarity. The method used to select a polarity depends on the PROM programmer user interface.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Supply Voltage Relative to GND	VDD	-0.6	6.6	V
Programming Voltage Relative to GND	VPP	-0.6	14.0	V
Input Voltage with Respect to GND	VIN	-0.6	VDD + 0.6	V
Voltage Applied to 3-state Output	VTs	-0.6	VDD + 0.6	V
Ambient Storage Temperature	Tstg	-65	150	°C
Maximum Soldering Temperature	TSOL	—	300	°C
Maximum Junction Temperature	TJ	—	125	°C

Electrical Characteristics


Table 3. dc Electrical Characteristics

Commercial: 0 °C ≤ TA ≤ 70 °C, VDD = 5.0 V ± 5%; Industrial: -40 °C ≤ TA ≤ +85 °C, VDD = 5.0 V ± 10%.

Parameter	Symbol	Conditions	Min	Max	Unit
High-level Input Voltage	VIH	—	2.0	VDD	V
Low-level Input Voltage	VIL	—	-0.3	0.8	V
High-level Output Voltage	VOH	VDD = 3.0 V, IOH = -4.0 mA	2.40	—	V
	VOH	VDD = 4.5 V, IOH = -4.0 mA	3.86	—	V
Low-level Output Voltage	VOL	VDD = 5.5 V, IOL = 4.0 mA	—	0.32	V
Supply Voltage Relative to VSS:	—	—	4.75	5.25	V
	—	—	4.50	5.50	V
Standby Supply Current	IDDSB	VIN = VDD = 5.5 V	—	100	μA
		VIN = VDD = 3.6 V	—	50	μA
Operating Supply Current	IDD	VDD = 5.5 V, clock = 10 MHz	—	10	mA
		VDD = 3.6 V, clock = 2.5 MHz	—	2	mA
Input Leakage Current	IIL	VDD = 5.5 V, VIN = VDD and 0 V	-10	10	μA
Output Leakage Current	IIL	VDD = 5.5 V, VIN = VDD and 0 V	-10	10	μA
Pin Capacitance	CIN	VCC = 5 V, TA = 25 °C, FCLK = 1 MHz	—	10	pF

Electrical Characteristics (continued)**Table 4. ac Characteristics During Read**Commercial: $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 5\%$; Industrial: $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 10\%$.

Parameter	Symbol	Test Conditions	Limits $3.0\text{ V} \leq V_{DD} \leq 6.0\text{ V}$		Limits $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$		Unit
			Min	Max	Min	Max	
OE to Data Delay	TOE	—	—	45	—	45	ns
$\overline{\text{CE}}$ to Data Delay	TCE	—	—	60	—	50	ns
CLOCK to DATA Delay	TCAC	—	—	200	—	60	ns
DATA Hold from $\overline{\text{CE}}$, OE, or CLOCK	TOH	—	0	—	0	—	ns
$\overline{\text{CE}}$ or OE to DATA Float Delay	TDF	—	—	50	—	50	ns
CLOCK Frequency	TCLK	—	—	2.5	—	10	MHz
CLOCK Low Time	TCL	—	100	—	25	—	ns
CLOCK High Time	TCH	—	100	—	25	—	ns
$\overline{\text{CE}}$ Setup Time to CLOCK (Guarantees correct counting.)	TSCE	—	40	—	25	—	ns
$\overline{\text{CE}}$ Hold Time from CLOCK (Guarantees correct counting.)	THCE	—	0	—	0	—	ns
OE High Time (Guarantees counters are reset.)	THOE	$\overline{\text{CE}}$ high or low	100	—	20	—	ns



5-3870


Figure 4. Read Characteristics

Electrical Characteristics (continued)

Table 5. ac Characteristics at End of Read

Commercial: $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 5\%$; Industrial: $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 10\%$.


Parameter	Symbol	Limits $3.0\text{ V} \leq V_{DD} \leq 6.0\text{ V}$		Limits $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$		Unit
		Min	Max	Min	Max	
CLOCK to DATA Disable Delay	T _{CDF}	—	50	—	50	ns
CLOCK to $\overline{\text{CEO}}$ Delay	T _{OCK}	—	65	—	40	ns
$\overline{\text{CE}}$ to $\overline{\text{CEO}}$ Delay	T _{OCE}	—	45	—	40	ns
$\overline{\text{OE}}$ to $\overline{\text{CEO}}$ Delay	T _{OOE}	—	40	—	40	ns



5-3871

Figure 5. Read Characteristics at End of Array

Electrical Characteristics (continued)



5-3869

Note: Verify \overline{CE} has gone LOW one clock after last bit.

Figure 6. ATT1700A Programming

Electrical Characteristics (continued)

Table 6. dc Programming Specifications

Commercial: $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 5\%$; Industrial: $-40\text{ }^{\circ}\text{C} \leq T_A \leq +85\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 10\%$.

Parameter	Symbol	Min	Max	Unit
Supply Voltage During Programming	VCCP	5.0	6.0	V
Low-level Input Voltage	V _{IL}	0.0	0.5	V
High-level Input Voltage	V _{IH}	2.4	V _{CC}	V
Low-level Output Voltage	V _{OL}	—	0.4	V
High-level Output Voltage	V _{OH}	3.7	—	V
Programming Voltage*	V _{PP1}	12.5	13.5	V
Programming Mode Access Voltage	V _{PP2}	V _{CCP}	V _{CCP} + 1	V
Supply Current in Programming Mode	I _{PP}	—	100	mA
Input or Output Leakage Current	I _L	−10	10	μA
First-pass, Low-level Supply Voltage for Final Verification	V _{DDL}	2.8	3.0	V
Second-pass, High-level Supply Voltage for Final Verification	V _{DDH}	6.0	8.2	V

* No overshoot is permitted on this signal. V_{PP} must not be allowed to exceed 14 V.

Electrical Characteristics (continued)**Table 7. ac Programming Specifications**Commercial: $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 5\%$; Industrial: $-40\text{ }^{\circ}\text{C} \leq T_A \leq +85\text{ }^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V} \pm 10\%$.

Parameter	Test Conditions	Symbol	Min	Max	Unit
10% to 90% Rise Time of VPP	*	TRPP	1	—	μs
90% to 10% Fall Time of VPP	*	TFPP	1	—	μs
VPP Programming Pulse Width	—	TPGM	0.5	1.05	ms
VPP Setup to Clock for Entering Programming Mode	*	TSVC	100	—	ns
CE Setup to Clock for Entering Programming Mode	*	TSVCE	100	—	ns
OE Setup to Clock for Entering Programming Mode	*	TSVOE	100	—	ns
VPP Hold from Clock for Entering Programming Mode	*	THVC	300	—	ns
Data Setup to Clock for Programming	—	TSDP	50	—	ns
Data Hold from Clock for Programming	—	THDP	0	—	ns
CE Low Time to Clear Data Latches	—	TLCE	100	—	ns
CE Setup to Clock for Programming/Verifying	—	TSCC	100	—	ns
OE Setup to Clock for Incrementing Address Counter	—	TSIC	100	—	ns
OE Hold from Clock for Incrementing Address Counter	—	THIC	0	—	ns
OE Hold from VPP	*	THOV	200	—	ns
Clock to Data Valid	—	TPCAC	—	400	ns
Data Hold from Clock	—	TPOH	0	—	ns
CE Low to Data Valid	—	TPCE	—	250	ns

* This parameter is periodically sampled and is not 100% tested.

Note: While in programming mode, CE should only be changed while OE is HIGH and has been HIGH for 200 ns, and OE should only be changed while CE is HIGH and has been HIGH for 200 ns.

The figure contains two timing diagrams. The left diagram, titled 'ENTER PROGRAMMING MODE', shows the sequence of signals to enter programming mode. It includes VDD, VPP (which rises to VPP1 and then falls), VPP2, CLOCK (a series of pulses), DATA, \overline{CE} , and RESET/ \overline{OE} . Key timing parameters are labeled: TRPP (VPP rise time), TSVC (VPP setup time before clock), TFPP (VPP fall time), THVC (VPP hold time after clock), TSVC (VPP setup time after clock), TSVCE (\overline{CE} setup time before clock), and TSVOE (\overline{CE} setup time before reset). The right diagram, titled 'EXIT PROGRAMMING MODE', shows the sequence to exit programming mode. It includes VPP (falling from VPP2 to VSS), VCCP, VDD, \overline{CE} , RESET/ \overline{OE} , and CLOCK. A 1 ms delay is indicated between the falling edge of VPP and the falling edge of \overline{CE} .

The timing diagram illustrates the sequence of signals for programming the 28C64 EPROM. The signals shown are:


- VDD**: Supply voltage, which is high during normal operation and low during programming.
- VPP**: Programming voltage, which is high during programming and low otherwise. The diagram shows V_{PP1} and $V_{PP} = V_{PP2}$.
- CLOCK**: The clock signal, which is used to increment the address counter. It shows a sequence of clock pulses, with the first two labeled "2 CLKS" and subsequent pulses labeled t_{LOAD} for each word.
- CE**: Chip Enable, which is active low. It is pulled low to enter programming mode and then pulled high to clear data latches.
- RESET/OE**: Reset/Output Enable, which is active low. It is pulled low to reset the device or enable the output.
- CEO**: Chip Enable Output, which is active low. It is pulled low if the RESET/OE is configured as HIGH, and pulled high if it is configured as LOW.

The diagram also indicates the duration of the programming mode (500 μs) and the time to load each word (t_{LOAD}).

5-3865

Lucent Technologies Inc.


Electrical Characteristics (continued)



5-3866

* The programmer must float the data pin while \overline{CE} is low to avoid bus contention.

Figure 9. Details of Programming Cycle



5-3867

Figure 10. Read Manufacturer and Device ID Overview

Electrical Characteristics (continued)





Figure 11. Details of Read Manufacturer and Device ID

Outline Diagrams

8-Pin, Plastic DIP

Controlling dimensions are in inches.




5-2641

Outline Diagrams (continued)

8-Pin SONB

Controlling dimensions are in inches.




5-3979

Outline Diagrams (continued)

20-Pin PLCC


Controlling dimensions are in inches.



5-2035

Ordering Information

Example:



ATT1736A; one-time programmable; 8-pin, plastic DIP; industrial temperature

Table 8. Device Type

Device	Size
ATT1736A	36,288
ATT1765A	65,536
ATT17128A	131,072

Table 9. Programmability

Designation	Programmability
Blank or A	One-time Programmable

Table 10. Package Type

Designation	Package
P8	8-pin, plastic DIP
G8	8-pin SONB
M20	20-pin PLCC

Table 11. Temperature Range

Designation	Type	Operating Range
Blank	Commercial	0 °C to 70 °C
I	Industrial	-40 °C to +85 °C