



Features

- 144 Pin JEDEC Standard, 8 Byte Small Outline Dual In-line Memory Module with 8 Byte busses
- 8Mx64 Extended Data Out SO DIMM
- Performance:

		-50	-60
t _{RAC}	RAS Access Time	60ns	70ns
t _{CAC}	CAS Access Time	13ns	15ns
t _{AA}	Access Time From Address	25ns	30ns
t _{RC}	Cycle Time	84ns	104ns
t _{HPC}	EDO Mode Cycle Time	20ns	25ns

- All inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply

- · Au contacts
- Optimized for byte-write non-parity applications
- · System Performance Benefits:
 - Reduced noise (18 V_{SS}/18V_{CC} pins)
 - Byte write, byte read accesses
 - Serial PDs
- Extended Data Out (EDO) Mode, Read-Modify-Write Cycles
- Refresh Modes: RAS-Only, CBR Hidden Refresh, and Self Refresh
- 4096 refresh cycles distributed across 128ms
- 12/11 addressing (Row/Column)
- Card size: 2.66" x 1.0" x 0.149"
- · DRAMS in TSOP Package

Description


IBM11T8645HP is an industry standard 144-pin 8-byte Small Outline Dual In-line Memory Module (SO DIMM) which is organized as an 8Mx64 high speed memory array designed for use in non-parity applications. The SO DIMM uses 8 8Mx8 EDO DRAMs in TSOP packages. The use of EDO DRAMs allows for a reduction in Page Mode Cycle time from 40ns (Fast Page) to 15ns for 60ns EDO modules.

This card uses Serial Presence Detects (SPDs) implemented via a serial EEPROM using the two pin I²C Protocol. This communication protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to syn-

chronously clock data between the master (for example, the System Microprocessor) and the slave EEPROM device. The device address for the EEPROM is set to zero at the card. The first 128 bytes are utilized by the SO DIMM manufacturer, and the second 128 bytes are available to the end user.

All IBM 144-pin SO DIMMs provide a high performance, flexible 8-byte interface in a 2.66" long space-saving footprint. Related products are the 1Mx64, 2Mx64, 4Mx64 and the x72 (ECC) SO DIMMs.

Card Outline





Pin Description

RAS0	Row Address Strobe
CAS0 - CAS7	Column Address Strobe
WE	Read/write Input
ŌĒ	Output Enable
A0 - A11	Address Inputs
DQ0 - DQ63	Data Input/Output
V _{CC}	Power (3.3V)
V_{SS}	Ground
NC	No Connect
SCL	Serial Presence Detect Clock Input
SDA	Serial Presence Detect Data Input
RAS0	Row Address Strobe

Pinout


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V _{SS}	2	V _{SS}	73	ŌĒ	74	NC
3	DQ0	4	DQ32	75	V _{SS}	76	V_{SS}
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	V _{CC}	82	V _{CC}
11	V _{CC}	12	V _{CC}	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	V_{SS}	92	V_{SS}
21	V _{SS}	22	V _{SS}	93	DQ20	94	DQ52
23	CAS0	24	CAS4	95	DQ21	96	DQ53
25	CAS1	26	CAS5	97	DQ22	98	DQ54
27	V _{CC}	28	V _{CC}	99	DQ23	100	DQ55
29	A0	30	А3	101	V _{CC}	102	V _{CC}
31	A1	32	A 4	103	A6	104	A 7
33	A2	34	A 5	105	A 8	106	A11
35	V_{SS}	36	V_{SS}	107	V_{SS}	108	V_{SS}
37	DQ8	38	DQ40	109	A9	110	A12
39	DQ9	40	DQ41	111	A10	112	A13
41	DQ10	42	DQ42	113	V _{CC}	114	V _{CC}
43	DQ11	44	DQ43	115	CAS2	116	CAS6
45	V _{CC}	46	V _{CC}	117	CAS3	118	CAS7
47	DQ12	48	DQ44	119	V_{SS}	120	V _{SS}
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	V _{SS}	56	V _{SS}	127	DQ27	128	DQ59
57	NC	58	NC	129	V _{CC}	130	V _{CC}
59	NC	60	NC	131	DQ28	132	DQ60
**********	VOLTAG			133	DQ29	134	DQ61
61	DU	62	DU	135	DQ30	136	DQ62
63	V _{CC}	64	V _{CC}	137	DQ31	138	DQ63
65	DU	66	DU	139	V _{SS}	140	V _{SS}
67	WE	68	NC	141	SDA	142	SCL
69	RAS0	70	NC	143	V _{CC}	144	V _{CC}
71	NC	72	NC				

Ordering Information

Part Number	Organization	Speed	Leads	Dimension	Power
IBM11T8645HP-50T	8Mx64	50ns	Au	2.66"x1.0"x 0.149"	3.3V
IBM11T8645HP-60T	8Mx64	60ns	Au	2.66"x1.0"x 0.149	3.3V



Block Diagram





Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	DQx
standby		Н	Χ	Х	Χ	Х	X	High Impedance
Read		L	L	Н	L	Row	Col	Valid Data Out
arly-Write		L	L	L	Χ	Row	Col	Valid Data In
ate-Write		L	L	H→L	Н	Row	Col	Valid Data In
RMW		L	L	H→L	L→H	Row	Col	Valid Data In/Out
DO Page Mode - Read 1st Cycle	***************************************	L	H→L	Н	L	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	L	N/A	Col	Valid Data Out
DO Page Mode - Write 1st Cycle		L	H→L	L	Χ	Row	Col	Valid Data In
Subsequent Cycles	••••••	L	H→L	L	Χ	N/A	Col	Valid Data In
DO Page Mode - RMW 1st Cycle	***************************************	L	H→L	H→L	L→H	Row	Col	Valid Data In/Out
Subsequent Cycles		L	H→L	H→L	L→H	N/A	Col	Valid Data In/Out
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
AS-Before-RAS Refresh		H→L	L	Н	Х	Х	X	High Impedance
		L→H→L	L	Н	L	Row	Col	Data Out
lidden Refresh	Write	L→H→L	L	Н	Χ	Row	Col	Data In
Self Refresh		H→L	L	Н	Χ	Χ	Χ	High Impedance



Serial Presence Detect

Byte #	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Notes
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	EDO	02	
3	Number of Row Addresses on Assembly	12	0C	
4	Number of Column Addresses on Assembly	11	0B	***************************************
5	Number of DIMM Banks	1	01	
6 - 7	Data Width of Assembly	x64	4000	
8	Voltage Interface Level of this Assembly	LVTTL	01	
		50ns	32	
9	RAS Access	60ns	3C	
	·	13ns	0D	
10	CAS Access	15ns	0F	
11	DIMM Configuration Type	Non-Parity	00	
12	Refresh Rate/Type	SR/2 (31.2 us)	83	
13	Primary DRAM Data Width	x8	08	
14	Error Checking DRAM Data Width	N/A	00	
15 - 62	Reserved	Undefined	00	***************************************
63	Checksum for bytes 0 - 62	Checksum Data	CC	1
64 - 71	Manufacturers' JEDEC ID Code	IBM	A400000000000000	***************************************
72	Module Manufacturing Location	Toronto, Canada	91	
	g	Vimercate, Italy	53	
73 - 90	Module Part Number	ASCII '11T8645HP"R"-50T'	313154383634354850r r2D35305420202020	
13-90	Middule Fait Nulliber	ASCII '11T8645HP"R"-60T'	313154383634354850r r2D36305420202020	2, 3
91 - 92	Module Revision Code	"R" plus ASCII blank	rr20	
93 - 94	Module Manufacturing Date	Year/Week Code	yyww	4, 5
95 - 98	Module Serial Number	Serial Number	SSSSSSS	6
	Reserved	Undefined	00	
28 - 255	Open for Customer Use	Undefined	00	

- 1. cc = Checksum Data byte, 00-FF (Hex)
- 2. "R" = Alphanumeric revision code, A-Z, 0-9
- 3. rr = ASCII coded revision code byte "R"
- 4. yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex)
- 5. ww = Binary coded decimal week code, 01-52 (Decimal) → 01-34 (Hex)
- 6. ss = Serial number data byte, 00-FF (Hex)



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
Vcc	V _{CC} Power Supply Voltage -0.5		٧	1
v _{IN}	Input Voltage	-0.5 to min (V _{CC} + 0.5, 4.6)	٧	1
VIN/OUT(SPD)	Input Voltage(Serial PD Device)	-0.3 to 6.5	٧	1
Vout	Output Voltage	-0.5 to min (V _{CC} + 0.5, 4.6)	V	1
TOPR	Operating Temperature	0 to +70	°C	1
^T STG	Storage Temperature	-55 to +150	°C	1
P_D	PD Power Dissipation 4.1		W	1
lout	Short Circuit Output Current	50	mA	1

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated is not implied. Exposure to absolute maximum rating condition for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

Symbol	Parameter	Min	Тур	Max	Units	Notes
V _{CC}	Supply Voltage	3.0	3.3	3.6	٧	1
V _{IH}	Input High Voltage	2.0	_	V _{CC} + 0.5	٧	1, 2
V _{IH(SPD)}	Input High Voltage(Serial PD Device)	V _{CC} x 0.7	_	V _{CC} + 0.5	٧	1, 2
V _{IL}	Input Low Voltage	-0.5	_	0.8	٧	1, 2
VIL(SPD)	Input Low Voltage(Serial PD Device)	-0.3	_	V _{CC} x 0.3	٧	1, 2
V _{OL(SPD)}	Output Low Voltage(Serial PD Device) I _{OL} = 3ma	-	_	0.4	V	

^{1.} All voltages referenced to Vss.

Capacitance ($T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 0.3\text{V}$)

	Parameter		
C _{I1}	Input Capacitance (A0-A9)	55	pF
C _{l2}	Input Capacitance (RAS, WE, OE)	68	pF
C _{l3}	Input Capacitance (CAS)	12	pF
C _{I4}	Input Capacitance (SCL)	9	pF
C _{IO1}	Input/Output Capacitance (DQ0-63)	10	pF
C _{IO2}	Input/Output Capacitance (SDA)	10	pF

^{2.} V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of \leq 4.0ns. Additionally, V_{IL} may undershoot to -1.2V for pulse widths \leq 4.0ns. Pulse widths measured at 50% points with amplitude measured peak to DC reference.



DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 3.3V \pm 0.3V)

Symbol	Parameter		8M	x 64	~~~~	
Symbol	raiailletei		Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	-50 -60	<u> </u>	1120 920	mA	1, 2, 3
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		_	16.1	mA	
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} min)	-50 -60	_	1040 880	mA	1, 3, 4
	EDO Page Mode Current	-50	_	800	***************************************	
I _{CC4}	Average Power Supply Current, EDO Page Mode (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} min)	-60	_	640	mA	1, 2, 3
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)		_	1.7	mA	
	CAS Before RAS Refresh Current Average Power Supply Current during Self Refresh CBR cycle with RAS, CAS, Cycling: t _{RC} = t _{RC} min)	-50		1120	mA	
I _{CC6}		-60	_	920		1, 3, 4
I _{CC7}	Self Refresh Current Average Power Supply Current during Self Refresh CBR cycle with $\overline{RAS} \ge t_{RASS}$ (min); \overline{CAS} held low; $\overline{WE} = V_{CC} \cdot 0.2V$; Addresses and $D_{IN} = V_{CC} \cdot 0.2V$ OR 0.2.		_	3.3	mA	4
I _{I(L)}	Input Leakage Current Input Leakage Current, any input ($0.0 \le V_{IN} \le (V_{CC} + 0.3V)$), All Other Pins Not Under Test = $0V \times y$	RAS, WE, OE, ADD	-16	+16	μА	
	,	CAS	-2	+2		
I _{O(L)}	Output Leakage Current $(D_{OUT} \le V_{CC})$		-2	+2	μΑ	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	V _{cc}	٧	
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +4.2mA)			0.4	٧	

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.

^{3.} Address can be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less when $\overline{CAS} = V_{IH}$.

^{4.} Refresh current is specified for one bank.



AC Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 3.3V \pm 0.3V$)

- 1. An initial pause of 100µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t_T=2ns.
- 3. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4. Valid column addresses are only A0 through A10.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

C	Parameter		50	-6	50	Unit	Notes
Symbol	Parameter	Min	Max	Min	Max	Offit	Notes
t _{RC}	Random Read or Write Cycle Time	84	_	104	_	ns	
t _{RP}	RAS Precharge Time	30	_	40	_	ns	
t _{CP}	CAS Precharge Time	8	_	10	_	ns	
t _{RAS}	RAS Pulse Width	50	100k	60	100k	ns	
t _{CAS}	CAS Pulse Width	8	100k	10	100k	ns	
t _{ASR}	Row Address Setup Time	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	7	_	10	_	ns	
t _{ASC}	Column Address Setup Time	0	_	0	_	ns	
t _{CAH}	Column Address Hold Time	7	_	10	_	ns	
t _{RCD}	RAS to CAS Delay Time	11	37	14	45	ns	1
t _{RAD}	RAS to Col. Address Delay Time	9	25	12	30	ns	2
t _{RSH}	RAS Hold Time	8	_	10	_	ns	
t _{CSH}	CAS Hold Time	40	_	50	-	ns	
t _{CRP}	CAS to RAS Precharge Time	5	_	5	_	ns	
t _{OED}	OE to D _{IN} Delay Time	13	_	15	_	ns	3
t _{DZO}	OE Delay Time From D _{IN}	0	_	0	_	ns	4
t _{DZC}	CAS Delay Time From D _{IN}	0	_	0	_	ns	4
t⊤	Transition Time (Rise and Fall)	1	50	1	50	ns	

Operation within the t_{RCD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RCD}(max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled by t_{CAC}.

- 3. Either t_{CDD} or t_{OED} must be satisfied.
- 4. Either t_{DZC} or t_{DZO} must be satisfied.

^{2.} Operation within the t_{RAD}(max) limit ensures that t_{RAC}(max) can be met. The t_{RAD}(max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.



Write Cycle

	Devembles	_	50	-60		Unit	Notes
Symbol	Parameter	Min	Max	Min	Max	Offic	Notes
t _{WCS}	Write Command Set Up Time	0	<u> </u>	0	_	ns	1
t _{WCH}	Write Command Hold Time	7	_	10	_	ns	
t _{WP}	Write Command Pulse Width	7		10		ns	
t _{RWL}	Write Command to RAS Lead Time	8		10	_	ns	
t _{CWL}	Write Command to CAS Lead Time	8	_	10	_	ns	
t _{DS}	D _{IN} Setup Time	0	_	0	_	ns	2
t _{DH}	D _{IN} Hold Time	7	_	10	_	ns	2

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPW} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.) and t_{CPW} ≥ t_{CPW}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

^{2.} These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.



Read Cycle

C	D	-	-50		-50		-50 -60		-60		NI-+
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes				
t _{RAC}	Access Time from RAS	<u> </u>	50	—	60	ns	1, 2, 3				
t _{CAC}	Access Time from CAS	_	13	_	15	ns	1, 3				
t _{AA}	Access Time from Address	_	25	_	30	ns	1, 3				
t _{OEA}	Access Time From OE	_	13	_	15	ns	3				
t _{RCS}	Read Command Setup Time	0	_	0	_	ns					
t _{RCH}	Read Command Hold Time to CAS	0	_	0	-	ns	4				
t _{RRH}	Read Command Hold Time to RAS	0	_	0	-	ns					
t _{RAL}	Column Address to RAS Lead Time	25	_	30	-	ns					
t _{CLZ}	CAS to Output in Low-Z	0	_	0	_	ns	3				
t _{OEZ}	Output Buffer Turn-Off Delay From OE	0	13	0	15	ns	5				
t _{CDD}	CAS to D _{IN} Delay Time	13	_	15	_	ns	6				
t _{OFF}	Output Buffer Turn-Off Delay	0	13	0	15	ns	5				
t _{OES}	OE Setup Time Prior to CAS	5	_	5	_	ns					
t _{ORD}	OE Setup Time Prior to RAS (Hidden Refresh)	0	_	0	_	ns					

- Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- 2. Operation within the t_{RAD}(max.) limit ensures that t_{RAD}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.
- 3. Measured with the specified current load and 100pF at V_{OL} = 0.8V and V_{OH} = 2.0V.
- 4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 5. t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. Either t_{CDD} or t_{OED} must be satisfied



Read-Modify-Write Cycle

Symbol	Parameter	-5	50	-6	30	Unit	Notos
Symbol	rarameter	Min	Max	Min	Max	Offic	ivoles
t _{RWC}	Read-Modify-Write Cycle Time	109	—	135	_	ns	
t _{RWD}	RAS to WE Delay Time	65	_	79	_	ns	1
t _{CWD}	CAS to WE Delay Time	28	_	34	_	ns	1
t _{AWD}	Column Address to WE Delay Time	40	_	49	_	ns	1
t _{oeh}	OE Command Hold Time	7	_	10	_	ns	

^{1.} t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPW} are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.), t_{AWD} ≥ t_{AWD}(min.) and t_{CPW} ≥ t_{CPW}(min.)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

EDO Mode Cycle

Symbol	Parameter		-50		-60	lleite	Notes
	Parameter	Min.	Min. Max.	Min.	Max.	Units	
t _{HCAS}	CAS Pulse Width (Hyper Page Mode)	8	100K	10	10K	ns	
t _{HPC}	Hyper Page Mode Cycle Time (Read/Write)	20	_	25	_	ns	
t _{HPRWC}	Hyper Page Mode Read Modify Write Cycle Time	54	_	66	_	ns	
t _{DOH}	Data-out Hold Time from CAS	5	_	5	_	ns	
t _{WHZ}	Output buffer Turn-Off Delay from WE	0	10	0	10	ns	
t _{WPZ}	WE Pulse Width to Output Disable at CAS High	7	_	10		ns	***************************************
t _{CPRH}	RAS Hold Time from CAS Precharge	27	_	35	_	ns	
t _{CPA}	Access Time from CAS Precharge	_	27	<u> </u>	35	ns	1
t _{RASP}	Hyper Page Mode RAS Pulse Width	50	200K	60	200K	ns	
toep	OE High Pulse Width	5	_	10		ns	
toehc	OE High Hold Time from CAS High	10	_	10		ns	***************************************

^{1.} Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.



Refresh Cycle

Coursels and	D	_	50	-60		11	Nietee
	Parameter	Min N	Max	Min	Max	Oilli	Notes
t _{CSR}	CAS Setup Time (CAS before RAS Refresh Cycle)	_	5	_	5	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Refresh Cycle)	_	5	_	10	ns	
t _{WRP}	WE Setup Time (CAS before RAS Refresh Cycle)	_	5	_	10	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh Cycle)	_	5	_	10	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	_	5	_	5	ns	
t _{REF}	Refresh Period		128		128	ms	1

^{1. 4096} refreshes are required every 128ms.

Self Refresh Cycle

C. reshal	Davan dav	Parameter -50 Min Max				11-4	NIataa
Symbol			Max	Min	Max	UIII	Notes
t _{RASS}	RAS Pulse Width During Self Refresh Cycle	100	_	100	_	μs	1
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	84		104		ns	1
t _{CHS}	CAS Hold Time During Self Refresh Cycle	-50	_	-50	_	ns	1

^{1.} When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in any other manner (ROR - Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.




Presence Detect Read and Write Cycle

Symbol	Parameter	-7	-70		Natas
Cyllibol	rarameter	Min	Max	Unit	Notes
f _{SCL}	SCL Clock Frequency		80	kHZ	
Tı	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t _{AA}	SCL Low to SDA Data Out Valid	0.3	7.0	μs	
t _{BUF}	Time the Bus Must Be Free before a New Transmission Can Start	6.7		μs	
t _{HD:STA}	Start Condition Hold Time	4.5		μs	
t _{LOW}	Clock Low Period	6.7		μs	
^t HIGH	Clock High Period	4.5		μs	
^t su:sta	Start Condition Setup Time(for a Repeated Start Condition)	6.7		μs	
t _{HD:DAT}	Data in Hold Time	0	••••••	μs	
tsu:DAT	Data in Setup Time	500		ns	
t _r	SDA and SCL Rise Time		1	μs	
t _f	SDA and SCL Fall Time		300	ns	
tsu:sto	Stop Condition Setup Time	6.7		μs	
t _{DH}	Data Out Hold Time	300		ns	
t _{WR}	Write Cycle Time		15	ms	1

The write cycle time(t_{WR}) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.




Read Cycle






Write Cycle (Early Write)






Write Cycle (Late Write)






Read-Modify-Write-Cycle






EDO Page Mode Read Cycle






EDO Page Mode Read Cycle (OE Control)






EDO Page Mode Read Cycle (WE Control)






EDO Page Mode Early Write Cycle






EDO Page Mode Late Write Cycle






EDO Page Mode Read Modify Write Cycle






RAS Only Refresh Cycle






CAS Before **RAS** Refresh Cycle






Hidden Refresh Cycle (Read)







Hidden Refresh Cycle (Write)





Self Refresh Cycle (Sleep Mode)






NOTES:

- 1. Address and \overline{OE} are "H" or "L"
- 2. Once RAS (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- 3. If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies.



Presence Detect (EEPROM) Bus Timing



Presence Detect Operation

Clock and Data Conventions: Data states on the SDA line can change only during SCL low. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 1 & Figure 2).

Start Condition: All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is high. The serial PD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Stop Condition: All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the serial PD device into standby power mode.

Acknowledge: Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The PD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, The PD device, will respond with an acknowledge after the receipt of each subsequent eight bit word. In the read mode the PD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowl-

edge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 1. Data Window




Figure 2. Definition of Start & Stop






Figure 3. Acknowledge Response From Receiver



75H3164 GA14-4479-02 Rev 11/97



Layout Drawing





Revision Log

Rev	Contents of Modification
1/97	Initial Release.
4/97	Update Serial Presence Detect table Update power
11/97	Update Refresh Rate



© International Business Machines Corp.1997

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.