

#### 2M x 64/72 DRAM MODULE

#### **Features**

- 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual In-line Memory Module
- 2Mx64, 2Mx72 Extended Data Out Page Mode DIMMs
- · Performance:

		-50	-60
t <sub>RAC</sub>	RAS Access Time	50ns	60ns
t <sub>CAC</sub>	CAS Access Time	13ns	15ns
t <sub>AA</sub>	Access Time From Address	25ns	30ns
t <sub>RC</sub>	Cycle Time	84ns	104ns
t <sub>HPC</sub>	EDO Mode Cycle Time	20ns	25ns

- Inputs and outputs are LVTTL (3.3V) compatible
- Single 3.3V ± 0.3V Power Supply
- · Au contacts
- Optimized for byte-write non-parity, or ECC

#### applications

- · System Performance Benefits:
  - -Non buffered for increased performance
  - -Reduced noise (35 V<sub>SS</sub>/V<sub>CC</sub> pins)
  - -Byte write, byte read accesses
  - -Serial PDs
- Extended Data Out (EDO) Mode, Read-Modify-Write Cycles
- Refresh Modes: RAS-Only, CBR and Hidden Refresh
- 2048 refresh cycles distributed across 32ms
- 11/10 addressing (Row/Column)
- Card size: 5.25" x 1.0" x 0.157"
- DRAMS in TSOP Package

#### **Description**


IBM11N2645H/IBM11N2735H are industry standard 168-pin 8-byte Dual In-line Memory Modules (DIMMs) which are organized as 2Mx64 and 2Mx72 high speed memory arrays designed with EDO DRAMs for non-parity or ECC applications. The DIMMs use 8 (x64) or 9 (x72) 2Mx8 EDO DRAMs in TSOP packages. The use of EDO DRAMs allows for a reduction in Page Mode Cycle time from 40ns (Fast Page) to 20ns (EDO, 50ns sort).

The DIMMs use serial presence detects implemented via a serial EEPROM using the two pin I<sup>2</sup>C protocol. This communication protocol uses Clock (SCL) and Data I/O (SDA) lines to synchronously

clock data between the master (system logic) and the slave EEPROM device (DIMM). The EEPROM device address pins (SA0-2) are brought out to the DIMM tabs to allow 8 unique DIMM/EEPROM addresses. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes of serial PD data are available to the customer.

All IBM 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 5.25" long space-saving footprint. Related products include the buffered DIMMs (x64 non- parity and x72 ECC Optmized) for applications which can benefit from the on-card buffers.

#### **Card Outline**



IBM11N2645H IBM11N2735H





## **Pin Description**

RAS0, RAS2	Row Address Strobe	V <sub>cc</sub>	Power (3.3V)
CAS0 - CAS7	Column Address Strobe	V <sub>SS</sub>	Ground
WE0, WE2	Read/write Input	NC	No Connect
OE0, OE2	ŌĒ0, ŌĒ2 Output Enable		Don't Use
A0 - A10	Address Inputs	SCL	Serial Presence Detect Clock Input
DQx	DQx Data Input/Output		Serial Presence Detect Data Input
CBx	CBx Check Bit Data Input/Output		Serial Presence Detect Address Inputs

#### **Pinout**


Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side	Pin#	Front Side	Pin#	Back Side
1	V <sub>SS</sub>	85	V <sub>SS</sub>	22	CB1	106	CB5	43	V <sub>SS</sub>	127	V <sub>SS</sub>	64	V <sub>SS</sub>	148	V <sub>SS</sub>
2	DQ0	86	DQ32	23	V <sub>SS</sub>	107	V <sub>SS</sub>	44	ŌĒ2	128	DU	65	DQ21	149	DQ53
3	DQ1	87	DQ33	24	NC	108	NC	45	RAS2	129	NC	66	DQ22	150	DQ54
4	DQ2	88	DQ34	25	NC	109	NC	46	CAS <sub>2</sub>	130	CAS6	67	DQ23	151	DQ55
5	DQ3	89	DQ35	26	V <sub>CC</sub>	110	V <sub>CC</sub>	47	CAS3	131	CAS <sub>7</sub>	68	$V_{SS}$	152	$V_{SS}$
6	V <sub>CC</sub>	90	$V_{CC}$	27	₩ <u>E</u> 0	111	DU	48	WE2	132	DU	69	DQ24	153	DQ56
7	DQ4	91	DQ36	28	CAS <sub>0</sub>	112	CAS4	49	V <sub>CC</sub>	133	V <sub>CC</sub>	70	DQ25	154	DQ57
8	DQ5	92	DQ37	29	CAS <sub>1</sub>	113	CAS <sub>5</sub>	50	NC	134	NC	71	DQ26	155	DQ58
9	DQ6	93	DQ38	30	RAS0	114	NC	51	NC	135	NC	72	DQ27	156	DQ59
10	DQ7	94	DQ39	31	ŌĒ0	115	DU	52	CB2	136	CB6	73	V <sub>CC</sub>	157	V <sub>CC</sub>
11	DQ8	95	DQ40	32	V <sub>SS</sub>	116	V <sub>SS</sub>	53	CB3	137	CB7	74	DQ28	158	DQ60
12	V <sub>SS</sub>	96	$V_{SS}$	33	A0	117	<b>A</b> 1	54	V <sub>SS</sub>	138	V <sub>SS</sub>	75	DQ29	159	DQ61
13	DQ9	97	DQ41	34	A2	118	A3	55	DQ16	139	DQ48	76	DQ30	160	DQ62
14	DQ10	98	DQ42	35	<b>A</b> 4	119	<b>A</b> 5	56	DQ17	140	DQ49	77	DQ31	161	DQ63
15	DQ11	99	DQ43	36	A6	120	<b>A</b> 7	57	DQ18	141	DQ50	78	$V_{SS}$	162	$V_{SS}$
16	DQ12	100	DQ44	37	<b>A</b> 8	121	<b>A</b> 9	58	DQ19	142	DQ51	79	NC	163	NC
17	DQ13	101	DQ45	38	A10	122	NC	59	V <sub>CC</sub>	143	V <sub>CC</sub>	80	NC	164	NC
18	V <sub>CC</sub>	102	V <sub>CC</sub>	39	NC	123	NC	60	DQ20	144	DQ52	81	NC	165	SA0
19	DQ14	103	DQ46	40	V <sub>CC</sub>	124	V <sub>CC</sub>	61	NC	145	NC	82	SDA	166	SA1
20	DQ15	104	DQ47	41	V <sub>CC</sub>	125	DU	62	DU	146	DU	83	SCL	167	SA2
21	CB0	105	CB4	42	DU	126	DU	63	NC	147	NC	84	V <sub>CC</sub>	168	V <sub>CC</sub>


# **Ordering Information**


Part Number	Organization	Speed	Addr.	Leads	Dimension	Power
IBM11N2645HB-60T	2Mx64	60ns	·			
IBM11N2735HB-60T	2Mx72	60ns	11/10	Au	5.25"x1.0"x 0.157"	3.3V
IBM11N2735HB-50T	2Mx72	50ns				



## x64 DIMM Block Diagram (1 Bank, x8 DRAMs)












## x72 ECC DIMM Block Diagram (1 Bank, x8 DRAMs)









## **Truth Table**

Function		RAS	CAS	WE	ŌĒ	Row Address	Column Address	DQx
Standby		Н	Н→Х	Χ	Χ	Χ	Χ	High Impedance
Read	***********	L	L	Н	L	Row	Col	Valid Data Out
Early-Write		L	L	L	Χ	Row	Col	Valid Data In
Late-Write		L	L	H→L	Н	Row	Col	Valid Data In
RMW		L	L	H→L	L→H	Row	Col	Valid Data In/Out
EDO Page Mode - Read 1st Cycle		L	H→L	Н	L	Row	Col	Valid Data Out
Subsequent Cycles		L	H→L	Н	L	N/A	Col	Valid Data Out
EDO Page Mode - Write 1st Cycle		L	H→L	L	Χ	Row	Col	Valid Data In
Subsequent Cycles	•••••	L	H→L	L	X	N/A	Col	Valid Data In
EDO Page Mode - RMW 1st Cycle	************	L	H→L	H→L	L→H	Row	Col	Valid Data In/Out
Subsequent Cycles	*************	L	H→L	H→L	L→H	N/A	Col	Valid Data In/Out
RAS-Only Refresh		L	Н	Χ	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	Х	Х	Х	High Impedance
Read		L→H→L	L	Н	L	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	Н	Χ	Row	Col	Data In

IBM11N2645H IBM11N2735H

#### 2M x 64/72 DRAM MODULE



### **Serial Presence Detect**

Byte #	Description		SPD Entry Value	Serial PD Data Entry (Hexadecimal)
0	Number of Serial PD Bytes Written during	Production	128	80
1	Total Number of Bytes in Serial PD device	•	256	08
2	Fundamental Memory Type		EDO	02
3	Number of Row Addresses on Assembly		11	0B
4	Number of Column Addresses on Assemb	oly	10	OA
5	Number of DIMM Banks	***************	1	01
	***************************************	2M x 64	x64	4000
6 - 7	Data Width of Assembly	2M x 72	x72	4800
8	Voltage Interface Level of this Assembly		LVTTL	01
			50ns	32
9	RAS Access		60ns	3C
	<u> </u>		13ns	0D
10	CAS Access		15ns	0F
******		2M x 64	Non-Parity	00
11	DIMM Configuration Type	2M x 72	ECC	02
12	Assembly Refresh Rate/Type		Normal 15.6us	00
13	Primary DRAM Data Width	*************	x8	08
		2M x 64	N/A	00
14	Error Checking DRAM Data Width	2M x 72	x8	08
15 - 62	Reserved		Undefined	00
63	Checksum for bytes 0 - 62		Checksum Data	CC
64 - 71	Manufacturers' JEDEC ID Code		IBM	A4000000000000
70			Toronto, Canada	91
72	Module Manufacturing Location		Vimercate, Italy	53
		2M x 64	ASCII '11N2645HB"R"-60T'	31314E323634354842rr2D36305420202020
73 - 90	Module Part Number	2M x 64	ASCII '11N2645HB"R"-70T'	31314E323634354842rr2D37305420202020
73 - 90	Module Fait Number	2M x 72	ASCII '11N2735HB"R"-60T'	31314E323733354842rr2D36305420202020
		2M x 72	ASCII '11N2735HB"R"-70T'	31314E323733354842rr2D37305420202020
91 - 92	Module Revision Code		"R" plus ASCII blank	rr20
93 - 94	Module Manufacturing Date		Week/Year Code	wwyy
95 - 98	Module Serial Number		Serial Number	SSSSSSSS
******	Reserved		Undefined	00
128 - 255	Open for Customer Use		Undefined	00

cc = Checksum Data byte, 00-FF (Hex)
"R" = Alphanumeric revision code, A-Z, 0-9

rr = ASCII coded revision code byte "R"

ww = Binary coded decimal week code, 01-52 (Decimal) → 01-34 (Hex)

yy = Binary coded decimal year code, 00-99 (Decimal) → 00-63 (Hex)

ss = Serial number data byte, 00-FF (Hex)



### **Absolute Maximum Ratings**

Symbol	Parameter		Rating (3.3V)	Units	Notes
V <sub>cc</sub>	Power Supply Voltage	, , , , , , , , , , , , , , , , , , , ,	-0.5 to +4.6	V	1
$V_{IN}$	Input Voltage		-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	V	1
V <sub>IN/OUT</sub> (SPD)	Input Voltage (Serial PD Device)	)	-0.3 to +6.5	٧	1
V <sub>OUT</sub>	Output Voltage		-0.5 to min (V <sub>CC</sub> + 0.5, 4.6)	٧	1
T <sub>OPR</sub>	Operating Temperature	Operating Temperature		°C	1
T <sub>STG</sub>	Storage Temperature		-55 to +125	°C	1
В	Bayyar Dissipation	x64	2.6	w	1.0
P <sub>D</sub>	Power Dissipation	x72	2.9	VV	1, 2
I <sub>OUT</sub>	Short Circuit Output Current		Short Circuit Output Current 50		1

<sup>1.</sup> Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated is not implied. Exposure to absolute maximum rating condition for extended periods may affect reliability.

### Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70°C)

Sh al	Parameter		3.3V				
		Min	Тур	Max		Notes	
V <sub>cc</sub>	Supply Voltage	3.0	3.3	3.6	٧	1	
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.5	٧	1, 2	
$V_{IL}$	Input Low Voltage	-0.5		0.8	٧	1, 2	

<sup>1.</sup> All voltages referenced to Vss.

#### Capacitance ( $T_A = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

Symbol	Parameter	Ma	ЭX	Unite	
Symbol	raidhetei	x64	x72	Office	
C <sub>I1</sub>	Input Capacitance (A0-A10)	60	65	pF	
C <sub>I2</sub>	Input Capacitance (RAS, WE, OE)	50	55	pF	
C <sub>I3</sub>	Input Capacitance (CAS)	17	22	pF	
C <sub>14</sub>	Input Capacitance (SCL, SA0-3)	8	8	pF	
C <sub>IO1</sub>	Input/Output Capacitance (DQx, CBx)	11	11	pF	
C <sub>IO2</sub>	Input/Output Capacitance (SDA)	10	10	pF	

<sup>2.</sup> Power calculated with 50ns part.

<sup>2.</sup> V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 1.2V for pulse widths of ≤ 4.0ns (or V<sub>CC</sub> + 1.0V for ≤ 8.0ns). Additionally, V<sub>IL</sub> may undershoot to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns). Pulse widths measured at 50% points with amplitude measured peak to DC reference

IBM11N2645H IBM11N2735H





## **DC Electrical Characteristics** ( $T_A=0$ to +70°C, $V_{CC}=3.3V\pm0.3V$ )

Ch - l	D		x	64	x	72	Units	NI-4
Symbol	Parameter		Min.	Max.	Min.	Max.	Units	Notes
I <sub>CC1</sub>	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min.)	-50 -60	<u> </u>	— 720	<u> </u>	900 810	mA	1, 2, 3
I <sub>CC2</sub>	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )		_	16	_	18	mA	
I <sub>CC3</sub>	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min)	-50 -60	_	— 720	_	900 810	mA	1, 3
I <sub>CC4</sub>	EDO Page Mode Current  Average Power Supply Current, EDO Page Mode  (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>HPC</sub> = t <sub>HPC</sub> min)	-50 -60	_ _	— 400	<u> </u>	540 450	mA	1, 2, 3
I <sub>CC5</sub>	Standby Current (CMOS)  Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)		_	8	_	9	mA	
I <sub>CC6</sub>	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-50 -60		— 720		900 810	mA	1, 3
	Input Leakage Current	RAS, WE, OE	-40	+40	-50	+50	_	
I <sub>I(L)</sub>	Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$ , All Other Pins Not Under Test = 0V	CAS	-10	+10	-20	+20	μΑ	
I <sub>O(L)</sub>	Output Leakage Current $ (D_{OUT} \text{ is disabled, } 0.0 \leq V_{OUT} \leq V_{CC}) $	Address	-80 -10	+80 +10	-90 -10	+90 +10	μΑ	
V <sub>OH</sub>	Output Level (TTL) Output "H" Level Voltage ( I <sub>OUT</sub> = -2.5mA)		2.4	V <sub>cc</sub>	2.4	V <sub>cc</sub>	٧	
V <sub>OL</sub>	Output Level (TTL) Output "L" Level Voltage ( I <sub>OUT</sub> = +2.1mA)		0.0	0.4	0.0	0.4	٧	

I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.
 I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.

<sup>3.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when  $\overline{CAS} = V_{IH}$ .



#### **AC Characteristics** ( $T_A = 0$ to +70°C, $V_{CC} = 3.3$ V $\pm 0.3$ V)

- 1.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{II}$ .
- 2. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 3. AC measurements assume  $t_T = 2ns$ .

### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter		50	-6	80	Unit	Notes
Syllibol	raiametei	Min	Max	Min	Max	Uliit	Notes
t <sub>RC</sub>	Random Read or Write Cycle Time	84	_	104	_	ns	
t <sub>RP</sub>	RAS Precharge Time	30	_	40	_	ns	
t <sub>CP</sub>	CAS Precharge Time	8	_	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	50	10K	60	10K	ns	
t <sub>CAS</sub>	CAS Pulse Width	8	10K	10	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	_	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	_	10	_	ns	
t <sub>ASC</sub>	Column Address Setup Time	0	_	0		ns	
t <sub>CAH</sub>	Column Address Hold Time	8	_	10	_	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	14	37	14	45	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	12	25	12	30	ns	2
t <sub>RSH</sub>	RAS Hold Time	8	_	10		ns	
t <sub>CSH</sub>	CAS Hold Time	43	_	50	_	ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		ns	
t <sub>ODD</sub>	ŌĒ to D <sub>IN</sub> Delay Time	15	_	15	_	ns	3
t <sub>DZO</sub>	OE Delay Time from D <sub>IN</sub>	0		0		ns	4
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	_	0	_	ns	4
t <sub>T</sub>	Transition Time (Rise and Fall)	2	30	2	30	ns	

Operation within the t<sub>RCD</sub>(max) limit ensures that t<sub>RAC</sub>(max) can be met. The t<sub>RCD</sub>(max) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled by t<sub>CAC</sub>.

- 3. Either t<sub>CDD</sub> or t<sub>ODD</sub> must be satisfied.
- 4. Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.

<sup>2.</sup> Operation within the t<sub>RAD</sub>(max) limit ensures that t<sub>RAC</sub>(max) can be met. The t<sub>RAD</sub>(max) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max) limit, then access time is controlled by t<sub>AA</sub>.

IBM11N2645H IBM11N2735H





## **Write Cycle**

0 1 1	Parameter	-50		-6	30	Unit	Natao
Symbol	raiametei	Min	Max	Min	Max	Uniit	Notes
t <sub>wcs</sub>	Write Command Set Up Time	0	_	0	_	ns	1
twcн	Write Command Hold Time	7	_	10	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	7	_	10	_	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	7	_	10	_	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	7	_	10	_	ns	
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	_	0	_	ns	2
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	7	_	10	_	ns	2

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min.) and t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min.), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

<sup>2.</sup> Data-in set-up and hold is measured from the latter of the two timings,  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$ .



## **Read Cycle**

Cumbal	Parameter	-	-50		-60		NI-4
Symbol		Min	Max	Min	Max	Unit	Notes
t <sub>RAC</sub>	Access Time from RAS	_	50	_	60	ns	1, 2
t <sub>CAC</sub>	Access Time from CAS	_	13	_	15	ns	1, 2
t <sub>AA</sub>	Access Time from Address	<u> </u>	25	_	30	ns	1, 2
t <sub>OEA</sub>	Access Time from OE	_	13	_	15	ns	1, 2
t <sub>RCS</sub>	Read Command Setup Time	0	_	0	_	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	_	0	_	ns	3
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	_	ns	3
t <sub>RAL</sub>	Column Address to RAS Lead Time	25	_	30	_	ns	
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	_	0	_	ns	
t <sub>OES</sub>	OE setup time prior to CAS	5	_	5	_	ns	
t <sub>ORD</sub>	OE setup time prior to RAS (Hidden Refresh)	0	_	0	_	ns	
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	13	_	15	_	ns	5
t <sub>OEZ</sub>	Output Buffer Turn-off Delay from OE		13	_	15	ns	4
t <sub>OFF</sub>	Output Buffer Turn-off Delay	_	13	_	15	ns	4, 6

- 1. Measured with the specified current load and 100pF.
- 2. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ ,  $t_{OEA}$ .
- 3. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied.
- 4. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 5. Either t<sub>CDD</sub> or t<sub>ODD</sub> must be satisfied.
- 6.  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever is last.

IBM11N2645H IBM11N2735H





## **Read-Modify-Write Cycle**

Symbol	Parameter	-50		-60		Unit	Notes
Symbol		Min	Max	Min	Max	Offic	ivotes
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	110	—	135	—	ns	
t <sub>RWD</sub>	RAS to WE Delay Time	67	_	79	—	ns	1
t <sub>cwD</sub>	CAS to WE Delay Time	30	_	34	—	ns	1
t <sub>AWD</sub>	Column Address to WE Delay Time	42	_	49	—	ns	1
t <sub>OEH</sub>	OE Command Hold Time	7	_	10	_	ns	

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, and t<sub>AWD</sub> are not restrictive parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the entire cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle; If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min.) and t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min.), the cycle is a Read-Modify-Write cycle and the data will contain read from the selected cell: If neither of the above sets of conditions are met, the condition of the data (at access time) is indeterminate.

## **EDO Mode Cycle**

Symbol	Parameter		-50		-60		NI-4
		Min.	Max.	Min.	Max.	Units	Notes
t <sub>HCAS</sub>	CAS Pulse Width (EDO Page Mode)	8	10K	10	10K	ns	
t <sub>HPC</sub>	EDO Page Mode Cycle Time (Read/Write)	20	_	25	_	ns	
t <sub>HPRWC</sub>	EDO Page Mode Read Modify Write Cycle Time	51	_	60	_	ns	
t <sub>DOH</sub>	Data-out Hold Time from CAS	5	_	5	_	ns	
t <sub>wHZ</sub>	Output buffer Turn-Off Delay from WE	0	10	0	10	ns	
t <sub>WPZ</sub>	WE Pulse Width to Output Disable at CAS High	7	_	10	_	ns	
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	30	_	35	_	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	28	_	35	ns	1
t <sub>RASP</sub>	EDO Page Mode RAS Pulse Width	50	125K	60	125K	ns	
t <sub>OEP</sub>	ŌĒ High Pulse Width	5	_	10	-	ns	***************************************
t <sub>OEHC</sub>	OE High Hold Time from CAS High	5	_	10	<u> </u>	ns	*****************

<sup>1.</sup> Measured with the specified current load and 100pF at  $V_{OL}$  = 0.8V and  $V_{OH}$  = 2.0V.



## **Refresh Cycle**

Cumbal	Parameter	-!	-50		-60		Notes
Symbol		Min	Max	Min	Max	Unit	Notes
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>WRH</sub>	WE Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	_	ns	
t <sub>REF</sub>	Refresh Period	_	32	_	32	ms	1

<sup>1. 2048</sup> refreshes are required every 32ms.


# **Presence Detect Read and Write Cycle**

Symbol	Parameter	Min	Max	Unit	Notes
f <sub>SCL</sub>	SCL Clock Frequency		100	kHZ	
Tı	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
t <sub>BUF</sub>	Time the Bus Must Be Free before a New Transmission Can Start	4.7		μs	
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		μs	
t <sub>LOW</sub>	Clock Low Period	4.7		μs	************
t <sub>HIGH</sub>	Clock High Period	4.0	******************	μs	
t <sub>SU:STA</sub>	Start Condition Setup Time(for a Repeated Start Condition)	4.7		μs	
t <sub>HD:DAT</sub>	Data in Hold Time	0	****************	μs	
t <sub>SU:DAT</sub>	Data in Setup Time	250		ns	
t <sub>r</sub>	SDA and SCL Rise Time		1	μs	
t <sub>f</sub>	SDA and SCL Fall Time		300	ns	
t <sub>su:sto</sub>	Stop Condition Setup Time	4.7		μs	
t <sub>DH</sub>	Data Out Hold Time	300		ns	
t <sub>WR</sub>	Write Cycle Time		15	ms	1

The write cycle time(tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
 During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.




## **Read Cycle**






# Write Cycle (Early Write)



: "H" or "L"




## **Write Cycle (Late Write)**



**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.



## **Read-Modify-Write-Cycle**




NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

: "H" or "L"



## **EDO Page Mode Read Cycle**




: "H" or "L"

**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.




## **EDO Page Mode Read Cycle (OE Control)**






# **EDO Page Mode Read Cycle (WE Control)**



## **EDO Page Mode Early Write Cycle**




: "H" or "L"

**NOTE 1:** Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

OE = Don't care




## **EDO Page Mode Late Write Cycle**






## **EDO Page Mode Read Modify Write Cycle**





# **RAS** Only Refresh Cycle




$$V_{\text{OH}}$$
 \_\_\_\_\_ Hi-Z \_\_\_\_\_\_



Note:  $\overline{WE}$ ,  $\overline{OE}$ ,  $D_{IN}$  are "H" or "L"




# **CAS** Before **RAS** Refresh Cycle






# Hidden Refresh Cycle (Read)






# **Hidden Refresh Cycle (Write)**





## Presence Detect (EEPROM) Bus Timing



## **Presence Detect Operation**

Clock and Data Conventions: Data states on the SDA line can change only during SCL low. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 1 & Figure 2).

**Start Condition**: All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is high. The serial PD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

**Stop Condition**: All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the serial PD device into standby power mode.

**Acknowledge**: Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The PD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, The PD device, will respond with an acknowledge after the receipt of each subsequent eight bit word. In the read mode the PD device will transmit eight bits of data, release the SDA line and monitor the line for an

acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 1. Data Window




Figure 2. Definition of Start & Stop






Figure 3. Acknowledge Response From Receiver






## **Layout Drawing**



★ On x72 only (CBx)



Note: All dimensions are typical unless otherwise stated.

Millimeters Inches IBM11N2645H IBM11N2735H

#### 2M x 64/72 DRAM MODULE



# **Revision Log**

Rev	Contents of Modification
1/96	Initial Release.
5/96	Added 6Rns speed sort Updated ordering information Updated capacitance Updated block diagrams Added bytes 13 and 14 to Serial Presence Detect table Updated I <sub>OUT</sub> Improved timings: t <sub>CAH</sub> , t <sub>ODD</sub> , t <sub>CDD</sub> , t <sub>OEZ</sub> , t <sub>OFF</sub> , PD timings Updated timings: t <sub>RCD</sub> , t <sub>OES</sub> Updated EDO timing diagrams CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles. Hidden Refresh Cycle (Read) timing diagram was changed to show data being turned off with RAS not CAS Corrected layout drawing
8/96	Fixed typos
12/96	Eliminated 6R speed sort Added new Serial Presence Detect table
3/97	Update Serial Presence Detect table
5/98	Added 50ns - deleted 70ns



© International Business Machines Corp.1998

Printed in the United States of America All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at http://www.chips.ibm.com

IBM Microelectronics manufacturing is ISO 9000 compliant.