

HD64400 GDP

Graphic Data Processor

Description

The HD64400 is a graphic data processing chip with high-speed drawing functions and an extensive set of display functions.

It can control a wide range of raster-scan CRT displays, ranging from low to high resolution, and can display up to four overlapping hardware windows.

Drawing commands include commands for drawing high-speed graphics, for text drawing on bit-mapped displays, for high-speed bit block transfers (BitBlt), and for enlarging, shrinking, and rotating images by arbitrary amounts.

Features

Display Functions

- Hardware windowing: up to four overlapping windows, one of which can be superimposed
- Multipoint DRAM interface functions, supporting realtime read transfer
- Smooth scrolling, with independent vertical and horizontal direction
- Graphic cursor and cross-hair cursor
- Two memory access modes: single access and dual access
- Three scan modes: noninterlace, interlace sync, interlace sync & video
- External synchronization: master/slave, or TV sync
- Laser printer interface

Drawing Functions

- High-speed drawing. Speeds of representative commands at 4 bits/pixel are listed below (frame buffer data bus width—32 bits; clock rate—20 MHz):
 - Line: 200 ns/pixel (any direction)

- Fill: 25 ns/pixel (single color)
- Text: 37.5 ns/pixel
- Copy (BitBlt): 75 ns/pixel (copy)
- Drawing versatility
 - Thick lines can be drawn using arbitrary pel shapes (up to 32×32 pixels).
 - Line style information can be stored on-chip RAM (up to 1024 bits).
 - Areas can be tiled with arbitrary (binary or color) patterns. Patterns can be stored in on-chip RAM (for fast access) or the frame buffer (for large patterns), or in both locations.
 - Raster operations: 20 arithmetic and logic operations; 20 enable/disable conditions.
 - Hardware converts between binary and color data.
 - Drawing area control: area detect, clipping, picking.
- High-level command language
 - The command language conforms to VDI (CGI: ISO TC97/SC21 N1179, May 1986) and provides 11 line drawing commands, 7 fill commands, 5 text commands, 3 image commands, 17 interface commands, and 7 auxiliary commands.
 - Characters can be rotated, enlarged, or modified for proportional spacing, kerning, italics, etc.
 - Image commands include enlargement and shrinking with interpolation to preserve true shapes.


System Interface Functions

- The MPU can access the frame buffer directly.
- The bus interface supports both 68000/68020 and 80286/80386 MPUs.
- Large frame buffer address space (maximum 512 Mbytes).
- The GDP can draw graphics in system memory.
- Fifteen interrupt factors; interrupt vector output; on-chip bus-error handling.
- Color plane features: read/write masks, plane-to-plane copy

2



Pin Arrangement



Pin Configuration

Signal	Pin Code	Signal	Pin Code	Signal	Pin Code	Signal	Pin Code
D ₀	D-2	<u>DREQ</u>	G-1	MD ₀	H-2	<u>AFBR</u>	N-10
D ₁	E-3	<u>DACK</u>	H-1	MD ₁	H-3	<u>HALT</u>	P-11
D ₂	B-1	<u>DONE</u>	J-1	MD ₂	J-2	<u>HALT</u>	N-11
D ₃	A-1			MD ₃	K-1	<u>SBREQ</u>	M-11
D ₄	C-2	MA ₀	A-13	MD ₄	K-2	<u>SBACK</u>	P-12
D ₅	B-2	MA ₁	B-13	MD ₅	L-1	<u>RETRY</u>	N-12
D ₆	A-2	MA ₂	A-14	MD ₆	L-2	<u>BERR</u>	M-12
D ₇	C-3	MA ₃	D-12	MD ₇	M-1		
D ₈	B-3	MA ₄	C-13	MD ₈	N-1	CLKIN	B-9
D ₉	A-3	MA ₅	B-14	MD ₉	M-2	SCLK	A-10
D ₁₀	B-4	MA ₆	D-13	MD ₁₀	L-3	MCYC1	A-11
D ₁₁	A-4	MA ₇	C-14	MD ₁₁	L-4	MCYC2	B-10
D ₁₂	B-5	MA ₈	F-12	MD ₁₂	P-1		
D ₁₃	A-5	MA ₉	E-13	MD ₁₃	N-2	<u>STB</u>	A-9
D ₁₄	C-6	MA ₁₀	D-14	MD ₁₄	P-2	FBS0	P-13
D ₁₅	B-6	MA ₁₁	F-13	MD ₁₅	M-3	FBS1	N-13
		MA ₁₂	E-14	MD ₁₆	N-3	FBS2	P-14
<u>RES</u>	A-8	MA ₁₃	F-14	MD ₁₇	P-3	FBS3	L-11
<u>CS</u>	C-1	MA ₁₄	G-13	MD ₁₈	N-4		
<u>RS1</u>	E-2	MA ₁₅	G-14	MD ₁₉	P-4	V _{CC} 1, V _{CC} 2	F-3, C-4
<u>RS2</u>	D-1	MA ₁₆	H-14	MD ₂₀	M-5	V _{CC} 3, V _{CC} 4	A-6, C-10
<u>R/W</u>	F-2	MA ₁₇	J-14	MD ₂₁	N-5	V _{CC} 5, V _{CC} 6	E-12, J-12
<u>DTACK</u>	F-1	MA ₁₈	H-13	MD ₂₂	P-5	V _{CC} 7, V _{CC} 8	L-12, P-10
<u>IRQ</u>	E-1	MA ₁₉	H-12	MD ₂₃	M-6	V _{CC} 9, V _{CC} 10	M-7, K-3
<u>IACK</u>	G-2	MA ₂₀	J-13	MD ₂₄	N-6	GND 1, GND 2	G-3, D-3
		MA ₂₁	K-14	MD ₂₅	P-6	GND 3, GND 4	C-5, A-7
<u>HSYNC/EXHSYNC</u>	B-8	MA ₂₂	K-13	MD ₂₆	P-7	GND 5, GND 6	B-7, C-7
<u>VSYNC</u>	B-11	MA ₂₃	L-14	MD ₂₇	N-7	GND 7, GND 8	C-9, C-11
<u>EXVSYNC/ACT</u>	C-8	MA ₂₄	L-13	MD ₂₈	P-8	GND 9, GND 10	D-11, G-12
<u>DISP1/EXDISP</u>	C-12	MA ₂₅	M-14	MD ₂₉	N-8	GND 11, GND 12	K-12, M-10
<u>DISP2</u>	B-12	MA ₂₆	N-14	MD ₃₀	P-9	GND 13, GND 14	M-9, M-8
<u>CUD</u>	A-12	MA ₂₇	M-13	MD ₃₁	N-9	GND 15, GND 16	M-4, J-3



Pin Description

Type	Symbol	Pin Name	I/O	Function
Power	V _{CC}	Power Supply	—	+5 V power supply
	GND	Ground	—	Connected to system ground
Clock	CLKIN	Clock In	I	Max. 40 MHz clock input (50% duty ratio)
	SCLK	S Clock	O	Reference clock output
	MCYC1	Memory Cycle 1	O	Indicates frame buffer memory access timing
	MCYC2	Memory Cycle 2	O	90° phase delay with respect to MCYC1
MPU Bus Interface	D ₀ — D ₁₅	Data Bus	3-state I/O	Used for data transfer between the GDP and MPU
MPU Bus Control	$\overline{\text{RES}}$	Reset	I	External input that resets the GDP. (1) The entire internal state of the GDP is reset. Display and drawing operations both abort. (2) During RES input the GDP outputs DRAM refresh addresses at the MA pins specified in the refresh address output position (RAP) field. HSYNC remains low during this interval. (3) The following registers are affected by RES input.

Register	Effect of Reset
Address/Write FIFO Count Register (AWFCR)	WFC is reset to "100000," indicating write FIFO is empty.
Status Register (SR)	UDP, CED, WFR, and WFE are set to "1;" other bits are cleared to "0." SR value is H'8023.
FIFO	FIFO is entirely cleared. Commands, parameters, and data in write FIFO and data in read FIFO are all lost.
Command Control Registers (CCR0, CCR1)	SRES is set to "1;" all other bits are cleared to "0."
Interrupt Enable Register (IER)	All bits are cleared to "0."
Operation Mode Registers (OMR0, OMR1)	EXS is cleared to "00;" STR, LBP, and EXSP are cleared to "0." Other bits are not affected.
Display Control Registers (DCR0, DCR1)	DSPE is cleared to "0;" other bits are not affected.
Interrupt Vector Register (IVR)	Initialized to H'000F.



HD64400

Pin Description (cont)

Type	Symbol	Pin Name	I/O	Function																												
MPU Bus Control	$\overline{\text{RES}}$	Reset	I	(4) Registers other than those listed above are not affected by $\overline{\text{RES}}$ input.																												
	$\overline{\text{CS}}$	Chip Select	I	Used by the MPU and other system devices to select the GDP. The GDP's internal registers can be written and read only when $\overline{\text{CS}}$ is low.																												
	RS1, RS2	Register Select 1 & 2	I	Input signals that select internal registers in the GDP. Registers are accessed as indicated below. <table><tr><th>RS2</th><th>RS1</th><th>R/W</th><th>Register</th></tr><tr><td>L</td><td>L</td><td>L</td><td>Address register</td></tr><tr><td>L</td><td>L</td><td>H</td><td>Address/write FIFO counter register</td></tr><tr><td>L</td><td>H</td><td>L</td><td>Status register clear register</td></tr><tr><td>L</td><td>H</td><td>H</td><td>Status register</td></tr><tr><td>H</td><td>L</td><td>—</td><td>FIFO entry</td></tr><tr><td>H</td><td>H</td><td>—</td><td>Control registers</td></tr></table>	RS2	RS1	R/W	Register	L	L	L	Address register	L	L	H	Address/write FIFO counter register	L	H	L	Status register clear register	L	H	H	Status register	H	L	—	FIFO entry	H	H	—	Control registers
	RS2	RS1	R/W	Register																												
	L	L	L	Address register																												
	L	L	H	Address/write FIFO counter register																												
	L	H	L	Status register clear register																												
	L	H	H	Status register																												
	H	L	—	FIFO entry																												
	H	H	—	Control registers																												
$\overline{\text{R/W}}$	Read/Write	I	Indicates direction of data transfer between GDP and MPU. (1) Read: When $\overline{\text{R/W}}$ is high, GDP transfers data to MPU. (2) Write: When $\overline{\text{R/W}}$ is low, MPU transfers data to GDP.																													
$\overline{\text{DTACK}}$	Data Transfer Acknowledge	3-state output	Indicates completion of data transfer. Used for data transfer control with HD68000 and other devices having an asynchronous bus interface.																													
$\overline{\text{IRQ}}$	Interrupt Request	Open-drain output	Notifies MPU of command termination, undefined commands, etc.																													
$\overline{\text{IACK}}$	Interrupt Acknowledge	I	Notifies GDP that current system bus cycle is an interrupt acknowledge cycle. When it receives this signal, the GDP sends its interrupt vector number to the MPU.																													
DMA Control	$\overline{\text{DREQ}}$	DMA Request	O	Requests a DMA controller to perform a DMA transfer of commands or data.																												
	$\overline{\text{DACK}}$	DMA Acknowledge	I	Reply from DMA controller to $\overline{\text{DREQ}}$																												
	$\overline{\text{DONE}}$	Done	Open-drain I/O	Indicates end of DMA transfer.																												



Pin Description (cont)

Type	Symbol	Pin Name	I/O	Function
Display Control	$\overline{\text{HSYNC}}$ or $\overline{\text{EXHSYNC}}$	Horizontal Sync or External Horizontal Sync	I/O	Horizontal synchronization output signal (master or slave mode) Horizontal synchronization input signal (TV synchronization or laser printer mode)
	$\overline{\text{VSYNC}}$	Vertical Sync	O	Vertical synchronization signal
	$\overline{\text{EXVSYNC}}$ or ACT	External Vertical Sync or Active	I/O	Vertical synchronization signal. When the GDP operates in master mode, $\overline{\text{EXVSYNC}}$ is an output pin. The shape of the $\overline{\text{EXVSYNC}}$ output depends on the scan mode as follows: (1) Non-interface mode Same output waveform as $\overline{\text{VSYNC}}$. (2) Interlaced sync or interlaced sync and video mode Odd fields of $\overline{\text{VSYNC}}$, output separately. If the active (ACT) bit in command control register 0 (CCR0) is set to "1," this pin outputs a signal notifying external devices of the operating status of the drawing processor.
	$\overline{\text{DISP1}}$ or $\overline{\text{EXDISP}}$	Display Timing 1 or External Display Timing	I/O	In CRT display mode, an output signal indicating the display timing. In laser printer interface mode an input signal requesting display address output.
	$\overline{\text{DISP2}}$	Display Timing 2	O	Output during display of the superimpose window.
Frame Buffer Control	$\overline{\text{CUD}}$	Cursor Display	O	Displays a cursor on the CRT.
	MD_0 to MD_{31}	Frame Buffer Data Bus	3-state I/O	Data bus between GDP and frame buffer or system memory.
	MA_0 to MA_{27}	Frame Buffer Address Bus	3-state output	Address output for access from GDP to frame buffer.
Frame Buffer Bus Control	$\overline{\text{STB}}$	Strobe	O	Strobe for frame buffer address and status signals. Output even while the GDP is halted (while HALTA is asserted).

2



HD64400

Type	Symbol	Pin Name	I/O	Function																																																																																					
Frame Buffer Bus Control	FBS0 to FBS3	Frame Buffer Bus Status	3-state output	Output signals indicating frame buffer status in each cycle as follows:																																																																																					
				<table> <tr> <th>FBS3</th><th>FBS2</th><th>FBS1</th><th>FBS0</th><th>Description</th></tr> <tr> <td>0</td><td>0</td><td>0</td><td>0</td><td>Not accessing frame buffer</td></tr> <tr> <td>0</td><td>0</td><td>0</td><td>1</td><td>Memory write with pixel address in write-only mode</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>0</td><td>Undefined</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>1</td><td>Executing ADOUT instruction</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>0</td><td>Drawing cycle: reading 16-bit word</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>1</td><td>Drawing cycle: writing 16-bit word</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>0</td><td>Drawing cycle: reading 32-bit longword</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>1</td><td>Drawing cycle: writing 32-bit longword</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td>0</td><td>DRAM refresh address output</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td>1</td><td>DRAM refresh output with common attribute output on MD pins</td></tr> <tr> <td>1</td><td>0</td><td>1</td><td>0</td><td>Undefined</td></tr> <tr> <td>1</td><td>0</td><td>1</td><td>1</td><td>Undefined</td></tr> <tr> <td>1</td><td>1</td><td>0</td><td>0</td><td>Display address output for base window</td></tr> <tr> <td>1</td><td>1</td><td>0</td><td>1</td><td>Display address output for superimpose window</td></tr> <tr> <td>1</td><td>1</td><td>1</td><td>0</td><td>Undefined</td></tr> <tr> <td>1</td><td>1</td><td>1</td><td>1</td><td>Undefined</td></tr> </table>	FBS3	FBS2	FBS1	FBS0	Description	0	0	0	0	Not accessing frame buffer	0	0	0	1	Memory write with pixel address in write-only mode	0	0	1	0	Undefined	0	0	1	1	Executing ADOUT instruction	0	1	0	0	Drawing cycle: reading 16-bit word	0	1	0	1	Drawing cycle: writing 16-bit word	0	1	1	0	Drawing cycle: reading 32-bit longword	0	1	1	1	Drawing cycle: writing 32-bit longword	1	0	0	0	DRAM refresh address output	1	0	0	1	DRAM refresh output with common attribute output on MD pins	1	0	1	0	Undefined	1	0	1	1	Undefined	1	1	0	0	Display address output for base window	1	1	0	1	Display address output for superimpose window	1	1	1	0	Undefined	1	1	1	1	Undefined
FBS3	FBS2	FBS1	FBS0	Description																																																																																					
0	0	0	0	Not accessing frame buffer																																																																																					
0	0	0	1	Memory write with pixel address in write-only mode																																																																																					
0	0	1	0	Undefined																																																																																					
0	0	1	1	Executing ADOUT instruction																																																																																					
0	1	0	0	Drawing cycle: reading 16-bit word																																																																																					
0	1	0	1	Drawing cycle: writing 16-bit word																																																																																					
0	1	1	0	Drawing cycle: reading 32-bit longword																																																																																					
0	1	1	1	Drawing cycle: writing 32-bit longword																																																																																					
1	0	0	0	DRAM refresh address output																																																																																					
1	0	0	1	DRAM refresh output with common attribute output on MD pins																																																																																					
1	0	1	0	Undefined																																																																																					
1	0	1	1	Undefined																																																																																					
1	1	0	0	Display address output for base window																																																																																					
1	1	0	1	Display address output for superimpose window																																																																																					
1	1	1	0	Undefined																																																																																					
1	1	1	1	Undefined																																																																																					
Bus Switching Control	AFBR	Advanced Frame Buffer Request	O	Output signal notifying other devices of request for use of frame buffer bus.																																																																																					
	HALT	Halt	I	Input signal that halts drawing and other operations by GDP.																																																																																					
	HALTA	Halt Acknowledge	O	Output signal notifying bus requester that GDP has released frame buffer bus.																																																																																					
	SBREQ	System Bus Request	O	Signal output by GDP to request use of bus for system memory access.																																																																																					
	SBACK	System Bus Acknowledge	I	Input signal that notifies GDP when system bus is released.																																																																																					
	RETRY	Retry	I	Input signal requesting repetition of drawing cycle when system memory access time is slower than GDP's memory cycle.																																																																																					
	BERR	Bus Error	I	Input signal that notifies GDP of bus errors occurring during system memory access.																																																																																					



Functional Description


Item		Description			
Clock Frequency		20 MHz (max) or 16 MHz (max)			
Frame Buffer Space (full bit-mapped)		512 Mbytes (max)			
Display Functions	Hardware windows		Max. 4 overlapping windows (specified priorities), 1-window superimpose		
	Display control	Frame buffer access	Single access, dual access		
		Smooth scroll	Supported in any direction		
		Graphic cursor	Graphic or cross-hair cursor position signals		
		CRT scanning system	Non-interlace scan, interlace sync, interlace sync & video		
	Multiport DRAM interface		Realtime data transfer supported		
	DRAM refresh		10-bit address		
	External synchronization		Master-slave, TV sync		
	Laser printer interface		On-chip printer synchronization functions		
Drawing Functions	Command set	Line	11	Command set conform to GKS (GCI)	
		Fill	7		
		Text	5		
		Image	3		
		Interface	17		
		Auxiliary	7		
	Drawing speed (Max.) (4 bits/pixel)	Line	200 ns/pixel (any direction)		
		Fill	25 ns/pixel (solid-color fill)		
		Text	37.5 ns/pixel		
		BitBit	75 ns/pixel (copy)		
	Coordinate systems		X-Y addresses (3 independent coordinate systems definable) and physical addresses		
	Color representation		Monochrome (binary) and color (1, 2, 4, 8, or 16 bits/pixel)		
	Drawing Functions	Drawing modes	Mapping condition modes		8 modes (color→binary)
Color modes			4 modes (binary→color)		
Operation modes			16 logic operations, + 4 arithmetic operations		
Color comparison modes			14 register comparisons, + 6 transparent modes		
Logical pel modes			2 modes, pel definable up to 32 × 32 pixels		
Area modes			2 modes (graphic clipping, area detect)		
Character area modes			3 modes (character clipping, area detect)		
Pick mode			1 mode (picks graphics and text)		




Functional Description (cont)

Item	Description
Tiling	Tiling pattern can be stored in on-chip RAM or frame buffer
Line style information	Up to 1024 bits specifiable in on-chip RAM
Image operations	Enlargement and shrinking with any zoom ratio (with interpolation) rotation through any angle
Character attribution	Proportional spacing, italic, enlargement, text path
System Interface	MPU interface (16-bit)
	MPU access to frame buffer
	GDP access to system memory
	DMA transfer
	Command transfer methods
	Interrupts
	Error handling
	Color plane features
Process	1.0 μ CMOS
Supply Voltage	Single +5 V supply voltage
Package	135-pin PGA

Block Diagram



Registers



2

GDP Registers



Address Registers and Interface Control Registers

CS	RS2	RS1	R/W	Register			Data																Setting		
				No.	Name	Abbr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	CHT	LR	
1				0	AR	Address	AR																		
0	0	1	0	AR	Address	AR																			
			1	AWFCR	Address/write FIFO counter	AWFCR																			
			0	SRCR	Status register clear	SRCR	UDCL	RCCL		WDCL	DECL	BECL	XECL	STCL	CECL	ARCL									
			1	SR	Status	SR	UDP	RCU		WDC	DER	BER	XER	STP	CER	ARD	CEU	FOR	RFF	RFR	WFR	WFE			
			0	FE	FIFO entry	FE																			
	1	1	r002	Command control	CCR0	SRES	SHLT		ACT	IVM		GBM		WDM	WDRIC		DDM	DDRC		DTSEL					
			r004		CCR1									WTR		DTP		SMA	WTM		BSZ				
			r006	Interrupt enable	IER	UDE	RCE		WDE	DEE	BEE	XEE	STE	CPE	ARE	CSE	FCE	RFE	RNE	WRE	WEE				
			r008	Interrupt vector	IVR																				
			r00A	Operation mode	OMR0	STR	EXS		LBP	EXSP	ACP	CSK		DSK		RAM	MPM	ACM	BSM	VRP					
0	1	1/0	r00C	Common attribute	OMR1																				
			r00E		CATR																				
			r010	Display control	DCR0																				
			r012		DCR1																				
			r014	Raster counter interrupt condition	RCCR	DSPE																			
			r016	Raster count	RCR																				
1				r018 to r0FE	Reserved																				

- Notes:
- In setting these registers, write "0" in the shaded bits. (These bits have undetermined values when read.)
 - Do not read or write registers r018 to r0FE. (These registers have undetermined values when read.)
 - Meaning of symbols:
 - ⊙: Must always be set (although this does not mean the value is always necessary)
 - : Must be set if the corresponding function is used.
 - X: The laser printer mode uses window 4, regardless of the setting.
 - R: Read-only

Timing Control Registers

CS	RS2	RS1	R/W	Register			Data																Setting																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
				No.	Name	Abbr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	CHT	LEN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
0	1	1	1/0	Window 1	r100	Horizontal display start 1	HDSR1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					

- Notes:
- In setting these registers, write "0" in the shaded bits. (These bits have undetermined values when read.)
 - Do not read or write registers r120 to r13E or r152 to r17E. (These registers have undetermined values when read.)
 - Meaning of symbols:
 - ⊙: Must always be set
 - X: Must not be set
 - △: Must be set if the cursor is used
 - ¹: Need not be set for undisplayed windows (If there is no display, no settings are required.)
 - ²: Need not be set if static memory is used



Display Address Control Registers

CS	RS2	RS1	R/W	Register			Data																Setting	
				No.	Name	Abbr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	CRT	LBP
0	1	1	1/0	r180	Window 1	Window attribute control signal 1	WATTR1																0 ¹	x
				r182		Memory width 1	MWR1																	
				r184		Start address 1	SAR1																	
				r186	Window 2																			
				r188		Window attribute control signal 2	WATTR2																	
				r18A		Memory width 2	MWR2																0 ¹	x
				r18C	Start address 2	SAR2																		
				r18E	Window 3																			
				r190		Window attribute control signal 3	WATTR3																0 ¹	x
				r192		Memory width 3	MWR3																	
				r194	Start address 3	SAR3																		
				r196	Window 4																			
				r198		Window attribute control signal 4	WATTR4																0 ¹	⊕
				r19A		Memory width 4	MWR4																	
				r19C	Start address 4	SAR4																		
				r19E																				
1		—		r1A0 to r1BE	Reserved																—	—		
0	1	1	1/0	r1C0	Address increment mode	ADIR	SDA										DAI				⊕	⊕		
				r1C2	Base window display address output condition	BDCR	BDC														▲ ²	x		
				r1C4	Superimpose window display address output condition	SDCR	SDC														▲ ³			
1		—		r1C6 to r1FF	Reserved																—	—		

Notes: 1. In setting these registers, write "0" in the shaded bits. (These bits have undetermined values when read.)

2. Do not read or write registers r1A0 to r1BE or r1C6 to r1FE. (These registers have undetermined values when read.)

3. Meaning of symbols:

⊕ : Must always be set

x : Need not be set

0¹: Need not be set for undisplayed windows (If there is no display, no settings are required.)

△²: Must be set if multipoint memory is used

△³: Must be set if multipoint memory and superimpose window are used

Drawing Parameter Control Registers (1)

Register No.	Read/Write	Register		Data																	
		Name	Abbr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
00	R, W	Color 0/fill color	CLOR/ FCLR																		
01																					
02	R, W	Color 1	CLIR																		
03																					
04	R, W	Color comparison	CCMPR																		
05																					
06	R, W	Edge color/mapping color	EDGR/ MAPCLR																		
07																					
08	R, W	Read mask	RMASKR																		
09																					
0A	R, W	Write mask	WMASKR																		
0B																					
0C																					
0D																					
0E	R, W	Area definition	ADR																		
0F																					
10																					
11																					
12	R, W	Drawing mode	DMR																		
13																					
14	R, W	Pattern definition	PDR																		
15	R	ROM version	RVR																		
16	R, W	Internal RAM address	IRAR																		
17																					
18																					
19	R, W	Stack Start address	SSAR																		
1A																					
1B		Area definition	SADR																		
1C to 21																					

Notes: 1. In setting these registers, write "0" in the shaded bits. (These bits have undetermined values when read.)

2. Do not write to register No. 15 (which is a read-only register). Do not read or write register Nos. 1C to 21. (These registers have undetermined values when read.)



Notes:

1. In setting these registers, write "0" in the shaded bits. (These bits have undetermined values when read.)
2. Do not read or write register Nos. 26, 27, 29, and 2B. (These registers have undetermined values when read.)

Drawing Parameter Control Registers (3)

Notes:

1. Shaded bits have undetermined values when read.
2. Do not write to register Nos. 48 to 4E or 52 to 53.
3. Do not read or write register Nos. 40 to 47, 4F to 51, or 54 to FF. (These registers have undetermined values when read.)
4. An execution error occurs if register Nos. 40 to FF are written or register Nos. 58 to FF are read.

Commands (1)

	Mnemonic	Command	Operation Code				Parameters	Words
Line	LINE	Line	1000	0000	0000	000B	Xs, Ys, Xe, Ye	5
	RCT	Rectangle	1000	0010	0000	000B	X ₁ , Y ₁ , X ₂ , Y ₂	5
	PLL	Polyline	1000	1000	0000	000B	n, X ₁ , Y ₁ , ... X _n , Y _n	2+2n
	DPLL	Disjoint Polyline	1000	1010	0000	000B	n, X ₁ , Y ₁ , ... X _n , Y _n	2+2n
	SPLL	Short Polyline	1001	0010	0000	000B	n, X, Y, {(dX ₁ , dY ₁), ... (dX _n , dY _n)}	2
	PLG	Polygon	1001	0000	0000	000B	n, X ₁ , Y ₁ , ... X _n , Y _n	2+2n
	CRCL	Circle	1010	1000	0000	000B	Xc, Yc, A, B	5
	ARC	Arc	1010	1010	0000	000B	Xc, Yc, A, B, DXs, DYs, DXe, DYe	9
	ARCC	Arc Close	1011	100CT	0000	000B	Xc, Yc, A, B, DXs, DYs, DXe, DYe	9
	SARC	Single-stroke Arc	1011	101C	0000	000B	Xc, Yc, a, b, Xs, Ys, DXe, DYe	9
Fill	DOT	Dot	1001	1000	0000	000B	X, Y	3
	FRCT	Filled Rectangle	1000	0110	P000	000B	X ₁ , Y ₁ , X ₂ , Y ₂	5
	FCRCL	Filled Circle	1010	1100	P000	000B	Xc, Yc, A, B	5
	FFAN	Filled Fan	1011	110CT	P000	000B	Xc, Yc, A, B, DXs, DYs, DXe, DYe	9
	PAINT	Paint	1001	110E	P000	000B	Xs, Ys	3
	SEARCH	Search	1000	111E	0000	000B	Xs, Ys	3
	FTRAP	Filled Trapezoid	1001	0100	PS00	000B	X ₁ , Y ₁ , X ₂ , Y ₂ , X ₃ , Y ₃ , X ₄ , Y ₄ , Ys, Ye	11
	FHLINE	Filled Horizontal Line	1000	0100	P000	000B	Y, n, X ₁ , ... X _n	3+n

Notes: ①: DIR: Search right if DIR = 0, left if DIR = 1

②: $4 + (n/2)$

Words: Number of words in command and parameters

B: Breakpoint bit

CT: Sector if CT = 0, segment if CT = 1

P: Tiling pattern if P = 0, solid color fill if P = 1

E: If E = 0, boundary color is color in edge color register

If E = 1, boundary color is color other than color in edge color register

C: Counterclockwise if C = 0, clockwise if C = 1

S: Fill sides if S = 0, do not fill sides if S = 1

Commands (2)

	Mnemonic	Command	Operation Code				Parameters	Words
Text	TEXT	Text	0111	0SD0	0000	000B	X, Y, n, CN ₁ , ... CN _n	4+n
	ATEXT	Append Text	0111	1SD0	0000	000B	n, CN ₁ , ... CN _n	2+n
	TEXTSP	Text with Space	0110	1SD0	0000	000B	X, Y, n, CN ₁ , DX ₁ , DY ₁ , ... CN _n , DX _n , DY _n	4+3n
	ATEXTSP	Append Text with Space	1101	1SD0	0000	000B	n, CN ₁ , DX ₁ , DY ₁ , ... CN _n , DX _n , DY _n	2+3n
	CHR	Character	0110	0SD0	0000	000B	CN	2
Image	COPY	Copy	1110	0SD0	0000	000B	Xs, Ys, DX, DY, Xd, Yd	7
	ZOOM	Zoom	1101	0010	0000	000B	Xs, Ys, LSX, LSY, Xd, Yd, LDX, LDY	9
	ROT	Rotation	1101	0100	0000	000B	Xs, Ys, LSX, LSY, Xd, Yd, LDXx, LDXy, LDYx, LDYy	11
Interface	PUT	Put	0101	110M	0000	000B	X, Y, DX, DY, D ₁ , ... D _n	5+α
	GET	Get	0101	111M	0000	000B	X, Y, DX, DY	5
	ORGD	Origin of Drawing	0000	0110	0000	000B	AH, AL, X, Y	5
	ORGS	Origin of Source	0000	1000	0000	000B	AH, AL, X, Y	5
	ORGP	Origin of Pattern	0000	1010	0000	000B	AH, AL, X, Y	5
	LDPR	Load Parameter Register	0001	1100	0000	000B	RN, AH, AL, n	5
	STPR	Store Parameter Register	0001	1110	0000	000B	RN, AH, AL, n	5
	WPR	Write Parameter Register	0001	0110	0000	000B	RN, D ₁ , ... D _n , n	3+n
	RPR	Read Parameter Register	0001	1010	0000	000B	RN, n	3

Notes: ①: SSD: Horizontal if SSD = 0; vertical if SSD = 1

Words: Number of words in command and parameters

B: Breakpoint bit

SD: Left-to-right if SD = 00, up if SD = 01 (rotated 90°), right-to-left if SD = 10 (rotated 180°), down if SD = 11 (rotated 270°)

DSD: Right-up if DSD = 000, right-down if DSD = 001, left-up if DSD = 010, left-down if DSD = 011, up-right if DSD = 100, down-right if DSD = 101, up-left if DSD = 110, down-left if DSD = 111

M: Normal transfer if M = 0, convert if M = 1 (PUT—convert binary to color; GET—convert color to binary)

I: No interpolation if I = 0, interpolate if I = 1



Commands (3)

	Mnemonic	Command	Operation Code			Parameters	Words
Inter- face	BWT	Block Write	0101	0000	000B	AH, AL, n, D ₁ ... D _{2n}	4+2n
	BRD	Block Read	0101	0010	000B	AH, AL, n	4
	BCOPY	Block Copy	0101	0110	000B	ASH, ASL, ADH, ADL, n	6
	DISPON	Display On	0001	0000	000B		1
	DISPOFF	Display Off	0001	0010	000B		1
	NOP	No Operation	0000	0010	000B		1
	ADOUT	Address/Data Out	0000	1100	000B	AH, AL, DH, DL	5
	WDEND	Write DMA End	0000	0100	000B		1
Auxil- iary	TERM	Terminator	1001	1010	000B		1
	CLINE	Current Line	1001	0110	000B	Xe, Ye	3
	CHRBGN	Character Begin	0100	1000	000B	X, Y	3
	CHRSPC	Character Space	0100	1010	000B	dX, dY	3
	NOP3	No Operation 3	0000	0000	000B	H'0, H'0	3
	BATCH	Batch	0100	0000	000B	AH, AL	3
	BTEND	Batch End	0100	0010	000B		1












Notes: Words: Number of words in command and parameters

B: Breakpoint bit








ID: Increment if ID = 0, decrement if ID = 1

Examples of Principal Drawing Commands

1. Line Drawing Commands

Command	Example	Command	Example
LINE (draw line)		CRCL (draw ellipse)	
RCT (draw rectangle)		ARC (draw circular arc)	
PLL (draw polyline) SPLL (draw polyline with short segments)		ARCC (draw circular sector or segment)	
DPLL (draw disjoint polyline)		ARC (draw elliptical arc)	
PLG (draw polygon)		ARCC (draw elliptical sector or segment)	
CRCL (draw circle)		DOT (draw one dot)	


2. Filling Commands

Command	Example	Command	Example
FRCT (draw filled rectangle)		PAINT (fill arbitrary area)	
FCRCL (draw filled circle)		FTRAP (draw filled trapezoid)	
FCRCL (draw filled ellipse)		FHLINE (fill horizontal line segments)	
FFAN (draw filled circular sector or segment)			
FFAN (draw filled elliptical sector or segment)			

3. Character or Image Drawing Commands

Command	Example																
TEXT /ATEXT (draw character string)																	
CHR (draw character)																	
COPY (copy image data)	<table><tr><th>DSD = 000</th><th>001</th><th>010</th><th>011</th></tr><tr><td>漢</td><td>漢</td><td>漢</td><td>漢</td></tr><tr><th>100</th><th>101</th><th>110</th><th>111</th></tr><tr><td>漢</td><td>漢</td><td>漢</td><td>漢</td></tr></table>	DSD = 000	001	010	011	漢	漢	漢	漢	100	101	110	111	漢	漢	漢	漢
DSD = 000	001	010	011														
漢	漢	漢	漢														
100	101	110	111														
漢	漢	漢	漢														
ZOOM (copy with enlargement or shrinking)																	
ROT (copy with rotation)																	

System Overview



Graphic Processing System Configuration Using GDP (example)



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V_{CC}^*	-0.3 to +7.0	V
Input Voltage	V_{in}^*	-0.3 to $V_{CC} + 0.3$	V
Allowable Output Current	$ I_O ^{**}$	5	mA
Total Allowable Output Current	$ \Sigma I_O ^{**}$	240	mA
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +150	°C

* Based on GND = 0V

** Allowable output current refers to the maximum current that may be sourced or sunk at a single output pin or input/output pin.

*** Total allowable output current refers to the sum of all currents sourced or sunk at all output and input/output pins.

Note: Permanent damage to the GDP chip can result if it is used outside its absolute maximum ratings. The chip should preferably be used in the recommended operating conditions given next. Use in conditions outside the recommended conditions may adversely affect the reliability of the chip.

Recommended Operating Conditions

1. Recommended Operating Conditions


Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{CC}^*	4.75	5.0	5.25	V
Input Low Voltage	V_{IL}^*	0	—	0.7	V
Input High Voltage	V_{IH}^*	2.2	—	V_{CC}	V
Operating Temperature	T_{opr}	0	25	70	°C

* Based on GND = 0V

2. Timing Measurements

The output low voltage for timing measurements is 0.8 V. The normal output low voltage remains 0.5 V as listed in the DC characteristics. The high

voltage level for timing measurements is $V_{CC} - 2.0$ V.
(For $\overline{DTACK}$ measurements the high level is 2.4 V.)



V_{OL} for Timing Measurement



HD64400

DC Characteristics at $V_{CC} = 5.0 \text{ V} \pm 5\%$, $GND = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$

Item	Pins	Symbol	20 MHz Version		16 MHz Version		Unit	Conditions
			Min	Max	Min	Max		
Input High Voltage	○, △, □	V_{IH}	2.2	V_{CC}	2.2	V_{CC}	V	
Input Low Voltage		V_{IL}	-0.3	0.7	-0.3	0.7		
Input Leakage Current	○	I_{in}	-2.5	2.5	-2.5	2.5	μA	$V_{in} = 0 \text{ to } V_{CC}$
Three-State Input Current (Off-State)	△	I_{TSI}	-10	10	-10	10		$V_{in} = 0.4 \text{ to } V_{CC}$
Output High Voltage	△, ◇	V_{OH}	V_{CC}	—	V_{CC}	—	V	$I_{OH} = -400\mu\text{A}$
			-1.0		-1.0			
	⊗		2.4	—	2.4	—		
Output Low Voltage	△, ◇, ⊗	V_{OL}	—	0.5	—	0.5		$I_{OL} = 2.2\text{mA}$
	□, ☆		—	0.5	—	0.5		$I_{OL} = 2.5\text{mA}$
Output Leakage Current (Off-State)		I_{LOD}	—	10	—	10	μA	$V_{OH} = V_{CC}$
Input Capacitance	△	C_{in}	—	20	—	20	pF	$V_{in} = 0\text{V}$
	○		—	20	—	20		$T_a = 25^\circ\text{C}$
Output Capacitance	□, ☆	C_{out}	—	18	—	18		$f = 1.0\text{MHz}$
Current Dissipation		I_{CC}	—	480	—	380	mA	• Chip not selected • Display on
			—	480	—	380		• During data bus read/write • Display on • During command execution

Notes: ○: Input

△: Input/output (including 3-state)

□: Open-drain input/output

◇: Output (including 3-state)

⊗: Output (3-state)

☆: Open-drain output

$\overline{RES}$, $\overline{CS}$, $\overline{RS1}$, $\overline{RS2}$, $\overline{R/W}$, $\overline{IACK}$, $\overline{DACK}$, $\overline{HALT}$, $\overline{SBACK}$,
 $\overline{RETRY}$, $\overline{BERR}$, $\overline{CLKIN}$

$\overline{D_0}$ to $\overline{D_{15}}$, $\overline{HSYNC/EXHSYNC}$, $\overline{EXVSYNC/ACT}$, $\overline{DISP1/EXDISP}$,
 $\overline{MD_0}$ to $\overline{MD_{31}}$

$\overline{DONE}$

$\overline{DREQ}$, $\overline{VSYNC}$, $\overline{DISP2}$, $\overline{CUD}$, $\overline{MA_0}$ to $\overline{MA_{27}}$, $\overline{STB}$,


$\overline{FBS_0}$ to $\overline{FBS_3}$, $\overline{AFBR}$, $\overline{HALTA}$, $\overline{SBREQ}$, $\overline{SCLK}$, $\overline{MCYC1}$, $\overline{MCYC2}$

$\overline{DTACK}$


$\overline{IRQ}$



Test Load Circuit A



Test Load Circuit B

AC Characteristics at $V_{CC} = 5.0 \text{ V} \pm 5\%$, $GND = 0 \text{ V}$, $T_a = 0 \text{ to } +70^\circ\text{C}$

Clock and Reset Input

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
	Input Clock Frequency	f		4	40	4	32	MHz
1	Clock Cycle Time	t _{cyc}		25	250	32	250	ns
2	Clock "High" Level Pulse Width	t _{PWCH}		8	125	10	125	ns
3	Clock "Low" Level Pulse Width	t _{PWCL}	Fig. 1	8	125	10	125	ns
4	Clock Rise Time	t _{cr}		—	8	—	8	ns
5	Clock Fall Time	t _{cf}		—	8	—	8	ns
6	$\overline{\text{RES}}$ Input Pulse Width	t _{RESW}		20	—	20	—	t _{cyc}
7	$\overline{\text{RES}}$ Hold Time	t _{RESH}	Fig. 2	8	—	12	—	ns
8	$\overline{\text{RES}}$ Setup Time	t _{RESS}		4	—	8	—	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.



HD64400

MPU Read/Write

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
20	R/W Setup Time	t_{RWS}	Fig. 3	0	—	0	—	ns
21	R/W Hold Time	t_{RWH}		0	—	0	—	ns
22	RS1, RS2 Setup Time	t_{RSS}		0	—	0	—	ns
23	RS1, RS2 Hold Time	t_{RSH}		0	—	0	—	ns
24	$\overline{CS}$ Setup Time	t_{CSS}		30	—	40	—	ns
25	$\overline{CS}$ "High" Level Width	t_{WCSH}		50	—	60	—	ns
26	Data Bus 3 state Recovery Time 1	t_{DBRT1}		0	—	0	—	ns
27	Read Data Access Time	t_{RDAC}		—	45	—	55	ns
28	Read Data Hold Time	t_{RDH}		5	—	5	—	ns
29	Read Data Turn Off Time	t_{RDZ}		—	45	—	55	ns
30	DTACK Delay Time (Z to L)	t_{DTKZL}	Fig. 4	—	45	—	55	ns
31	DTACK Delay Time (D to L)	t_{DTKDL}		0	—	0	—	ns
32	DTACK Release Time (L to H)	t_{DTKLH}		—	45	—	55	ns
33	$\overline{CS}$ High to DTACK High Impedance	t_{CDTKZ}		—	50	—	60	ns
34	MPU Wait Time	t_{MWAT}		0	—	0	—	ns
35	Write Data Setup Time	t_{WDS}		0	—	0	—	ns
36	Write Data Hold Time	t_{WDH}		0	—	0	—	ns
38	DACK, IACK Setup Time to $\overline{CS}$	t_{DKSS}		50	—	60	—	ns
39	DACK, IACK Hold Time to $\overline{CS}$	t_{DKSH}		50	—	60	—	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.



DMA Read/Write

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
41	DREQ Delay Time 1	t_{DREQ1}		–	60	–	70	ns
42	DREQ Delay Time 2	t_{DREQ2}		–	60	–	70	ns
46	DACK Setup Time	t_{DAKS}		30	–	40	–	ns
47	DACK "High" Level Width	t_{WDAKH}		50	–	60	–	ns
48	Data Bus 3 state Recovery Time 2	t_{DBRT2}		0	–	0	–	ns
49	DMA Read Data Access Time	t_{DRDAC}		–	45	–	55	ns
50	DMA Read Data Hold Time	t_{DRDH}		5	–	5	–	ns
51	DMA Read Data Turn Off Time	t_{DRDZ}		–	45	–	55	ns
52	DMA $\overline{DTACK}$ Delay Time (Z to L)	t_{DDTZL}		–	45	–	55	ns
53	DMA $\overline{DTACK}$ Delay Time (D to L)	t_{DDTDL}	Fig. 5	0	–	0	–	ns
54	DMA $\overline{DTACK}$ Release Time (L to H)	t_{DDTLH}		–	45	–	55	ns
55	$\overline{DACK}$ High to $\overline{DTACK}$ High Impedance	t_{DDTKZ}	Fig. 6	–	50	–	60	ns
56	DMA Wait Time	t_{DWAT}		0	–	0	–	ns
58	$\overline{DONE}$ Output Delay Time	t_{DND}		–	60	–	70	ns
59	$\overline{DONE}$ Output Turn Off Time (L to Z)	t_{DNLZ}		–	70	–	80	ns
60	$\overline{DONE}$ Input Pulse Width	t_{WDNL}		4	–	4	–	t_{cyc}
61	DMA Write Data Setup Time 1	t_{DWDS1}		30	–	40	–	ns
62	DMA Write Data Hold Time 1	t_{DWDH1}		0	–	0	–	ns
65	DMA Write Data Setup Time 2	t_{DWDS2}		0	–	0	–	ns
66	DMA Write Data Hold Time 2	t_{DWDH2}		0	–	0	–	ns
67	$\overline{CS}$, $\overline{IACK}$, Setup Time to $\overline{DACK}$	t_{CIDKS}		50	–	60	–	ns
68	$\overline{CS}$, $\overline{IACK}$, Hold Time to $\overline{DACK}$	t_{CIDKH}		50	–	60	–	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.



Frame Buffer Read/Write

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
70	SCLK Delay Time 1 (L to H)	t_{SCKD1}		—	25	—	27	ns
71	SCLK Delay Time 2 (H to L)	t_{SCKD2}		—	23	—	27	ns
72	MCYC1, MCYC2 Delay Time from SCLK	t_{MYSD}		0	10	0	15	ns
73	MCYC Phase Difference	t_{MPHS}		40	60	45	80	ns
74	Memory Address Turn On Time	t_{MAZA}		0	—	0	—	ns
75	Memory Address Delay Time	t_{MAD}		0	25	0	25	ns
76	Memory Address Hold Time	t_{MAH}		0	—	0	—	ns
77	Memory Address Turn Off Time	t_{MAAZ}		0	25	0	30	ns
78	FBS Turn On Time	t_{FBSZF}		0	—	0	—	ns
79	FBS Delay Time	t_{FBSD}	Fig. 7	0	20	0	23	ns
80	FBS Hold Time	t_{FBSH}		0	—	0	—	ns
81	FBS Turn Off Time	t_{FBSFZ}	Fig. 8	0	25	0	30	ns
82	MA, FBS, Setup Time 1	t_{MAFBS1}		0	—	0	—	ns
83	STB Delay Time	t_{STBD}	Fig. 9	0	19	0	19	ns
84	MA, FBS Hold Time 2	t_{MAFBS2}		0	—	0	—	ns
85	Memory Read Data Setup Time	t_{MRDS}		30	—	30	—	ns
86	Memory Read Data Hold Time	t_{MRDH}		0	—	0	—	ns
87	Memory Write Data Turn On Time	t_{MWDZD}		0	—	0	—	ns
88	Memory Write Data Delay Time	t_{MWDD}		—	25	—	30	ns
89	Memory Write Data Setup Time	t_{MWDS}		0	—	0	—	ns
90	Memory Write Data Hold Time	t_{MWDH}		5	—	5	—	ns
91	Memory Write Data Turn Off Time	t_{MWDDZ}		—	25	—	30	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.

System Interface

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
100	HALT Setup Time	t_{HLTS}	Fig. 10	25	—	35	—	ns
101	HALT Hold Time	t_{HLTH}		0	—	0	—	ns
102	HALTA Delay Time	t_{HLTD}		0	25	0	30	ns
104	AFBR Delay Time	t_{AFD}		0	20	0	20	ns
105	SBREQ Delay Time	t_{SBRD}		0	20	0	30	ns
106	SBACK Setup Time	t_{SBKS}		25	—	35	—	ns
107	SBACK Hold Time	t_{SBKH}		0	—	0	—	ns
108	RETRY Setup Time	t_{RTYS}		25	—	35	—	ns
109	RETRY Hold Time	t_{RTYH}		0	—	0	—	ns
110	BERR Setup Time	t_{BERS}		25	—	35	—	ns
111	BERR Hold Time	t_{BERH}		0	—	0	—	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.

Display Control Signals and External Synchronization

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
119	MCYC1, MCYC2 Delay Time from CLKIN	t_{MYCKD}		—	33	—	40	ns
120	HSYNC Output Delay Time from CLKIN	t_{HSDCK}		—	45	—	60	ns
121	VSYNC Delay Time from CLKIN	t_{VSDCK}		—	45	—	60	ns
122	EXVSYNC Output Delay Time from CLKIN	t_{EXVDCK}		—	33	—	40	ns
123	DISP1, DISP2 Output Delay Time from CLKIN	t_{DSPDCK}		—	45	—	60	ns
124	CUD Delay Time from CLKIN	t_{CUDDCK}		—	45	—	60	ns
125	EXVSYNC Output Hold Time from SCLK	t_{EXVHSK}		18	—	25	—	ns
126	EXVSYNC Output Setup Time from SCLK	t_{EXVSSK}		2	—	5	—	ns
127	EXVSYNC Input Pulse Width	t_{WEXV}	Fig. 11	24	—	24	—	t_{cyc}
128	EXVSYNC Input Hold Time from CLKIN	t_{EXVHCK}		12	—	15	—	ns
129	EXVSYNC Input Setup Time from CLKIN	t_{EXVSCK}		12	—	15	—	ns
130	EXHSYNC Input Pulse Width	t_{WEXH}	Fig. 12	24	—	24	—	t_{cyc}
131	EXHSYNC Input Hold Time from CLKIN	t_{EXHHCK}		12	—	15	—	ns
132	EXHSYNC Input Setup Time from CLKIN	t_{EXHSCK}		12	—	15	—	ns
133	HSYNC Output Delay Time from SCLK	t_{HSDSK}		0	25	0	35	ns
134	VSYNC Delay Time from SCLK	t_{VSDSK}		0	25	0	35	ns
135	DISP1, DISP2 Output Delay Time from SCLK	t_{DSPDSK}		0	25	0	35	ns
136	CUD Delay Time from SCLK	t_{CUDDSK}		0	25	0	35	ns
138	EXDISP Input Setup Time	t_{EXDS}		25	—	30	—	ns
139	EXDISP Input Hold Time	t_{EXDH}		0	—	0	—	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.



Interrupts

No.*	Item	Symbol	Ref. Fig.*	20 MHz Version		16 MHz Version		Unit
				Min	Max	Min	Max	
140	IRQ Delay Time 1	t_{IRQ1}	Fig. 13	—	60	—	70	ns
141	IRQ Delay Time 2	t_{IRQ2}		—	300	—	300	ns
142	IACK Setup Time	t_{IKS}		30	—	40	—	ns
144	IACK "High" Level Width	t_{WIKH}		50	—	60	—	ns
145	Data Bus 3 state Recovery Time 3	t_{DBRT3}		0	—	0	—	ns
146	Interrupt Vector Delay Time	t_{IVD}		—	45	—	55	ns
147	Interrupt Vector Hold Time	t_{IVH}		5	—	5	—	ns
148	Interrupt Vector Turn Off Time	t_{IVTZ}		—	45	—	55	ns
149	Interrupt DTACK Delay Time (Z to L)	t_{IDTZL}		—	45	—	55	ns
150	Interrupt DTACK Delay Time (D to L)	t_{IDTDL}		0	—	0	—	ns
151	Interrupt DTACK Release Time (L to H)	t_{IDTLH}		—	45	—	55	ns
152	IACK High to DTACK High Impedance	t_{IDTKZ}		—	50	—	60	ns
153	Interrupt Cycle Wait Time	t_{ICWAT}		0	—	0	—	ns
156	$\overline{CS}$, DACK Setup Time to IACK	t_{CDKIS}		50	—	60	—	ns
157	$\overline{CS}$, DACK Hold Time to IACK	t_{CDKIH}		50	—	60	—	ns

Note: * Reference figures (see Timing Charts) indicate measurement conditions. Numbers in the left-hand column (No.) match numbers in these timing charts.

Timing Charts




Figure 1. Clock Input (CLKIN) Waveform




Figure 2. (a) Reset Timing (when SCLK phase is lengthened by 1 CLKIN cycle)




Figure 2. (b) Reset Timing (when SCLK phase is not changed)




Figure 3. MPU Read Cycle Timing (MPU ← GDP)






Figure 4. MPU Write Cycle Timing (MPU → GDP)




Figure 5. (a) DMA Read Cycle Timing (single address mode)




Figure 5. (b) DMA Read Cycle Timing (dual address mode)




Figure 6. (a) DMA Write Cycle Timing (single address mode)




Figure 6. (b) DMA Write Cycle Timing (dual address mode)




Figure 7. (a) Frame Buffer Read Cycle Timing (MA output three-state mode: MATS = "0")




Figure 7. (b) Frame Buffer Read Cycle Timing (MA output non-three-state mode: MATS = "1")




Figure 8. (a) Frame Buffer Write Cycle Timing (MA output three-state mode: MATS = "0")




Figure 8. (b) Frame Buffer Write Cycle Timing (MA output non-three-state mode: MATS = "1")




Figure 9. (a) Display Address, Refresh Address, and Attribute Control Information Output Cycle Timing (MA output three-state mode: MATS = "0")




Figure 9. (b) Display Address, Refresh Address, and Attribute Control Information Output Cycle Timing (MA output non-three-state mode: MATS = "1")




Figure 10. System Interface Timing (MA output three-state mode: MATS = "0")






Figure 11 Display Control Signal Output Timing




Figure 12. (a) External Synchronization Timing

