#### FINAL

# Am27C64

64 Kilobit (8,192 x 8-Bit) CMOS EPROM

# Advanced Micro Devices

# **DISTINCTIVE CHARACTERISTICS**

- **■** Fast access time
  - 45 ns
- **■** Low power consumption
  - 20 µA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- **■** ±10% power supply tolerance available
- 100% Flashrite<sup>TM</sup> programming
  - Typical programming time of 1 second

- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
  - Both CMOS and TTL input/output compatibility
  - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin LCC and PLCC packages

# **GENERAL DESCRIPTION**

The Am27C64 is a 64-Kbit ultraviolet erasable programmable read-only memory. It is organized as 8K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, and PLCC packages.


Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C64 offers separate Output Enable  $\overline{(OE)}$  and Chip Enable  $\overline{(OE)}$ 

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100  $\mu\text{W}$  in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C64 supports AMD's Flashrite<sup>TM</sup> programming algorithm (100 µs pulses) resulting in a typical programming time of 1 second.

#### **BLOCK DIAGRAM**




Publication# 11419 Rev. C Amendment/0 Issue Date: July 1993

# PRODUCT SELECTOR GUIDE

Family Part No.	Am27C64								
Ordering Part No: Vcc ± 5%								-255	
Vcc ± 10%	-45	-55	-70	-90	-120	-150	-200	-250	
Max Access Time (ns)	45	55	70	90	120	150	200	250	
CE (E) Access Time (ns)	45	55	70	90	120	150	200	250	
OE (G) Access Time (ns)	30	35	40	40	50	65	75	100	

# **CONNECTION DIAGRAMS**

# **Top View**



# V<sub>PP</sub> NC (Note 2) V<sub>CC</sub> PGM (P) Α6 **A5** A9 A4 A11 АЗ NC **A2** ( OE (G) Α1 A10 Α0 CE (E) NC DQ7 てpge DQ0 11419C-3

PLCC/LCC

#### Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

# **PIN DESIGNATIONS**

A0-A12 = Address Inputs
CE (E) = Chip Enable

 DQ0-DQ7
 = Data Inputs/Outputs

 OE (G)
 = Output Enable Input


 PGM (P)
 = Program Enable Input

 Vcc
 = Vcc Supply Voltage

.VPP = Program Supply Voltage

 $V_{SS} = Ground$ 

# LOGIC SYMBOL




11419C-4

# ORDERING INFORMATION

#### **EPROM Products**

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations								
AM27C64-45	DC, DCB, DI, DIB,							
AM27C64-55	LC, LCB, LI, LIB							
AM27C64-70								
AM27C64-90	DC, DCB, DI,							
AM27C64-120	DIB, DE, DEB,							
AM27C64-150	LC, LCB, LI,							
AM27C64-200	LIB, LE, LEB							
AM27C64-255	1							


#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# **ORDERING INFORMATION**

#### **OTP Products**

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C64-55					
AM27C64-70					
AM27C64-90	JC. PC.				
AM27C64-120	JU, PU, JI, PI.				
AM27C64-150	JI, F1,				
AM27C64-200					
AM27C64-255					


#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combination.

# **ORDERING INFORMATION**

# **Military APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C64-70						
AM27C64-90	]					
AM27C64-120	/BXA, /BUA					
AM27C64-150	]					
AM27C64-200	1					

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



# **FUNCTIONAL DESCRIPTION Erasing the Am27C64**

In order to clear all locations of their programmed contents. it is necessary to expose the Am27C64 to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase an Am27C64. This dosage can be obtained by exposure to an ultraviolet lampwavelength of 2537 A-with intensity of 12,000 µW/cm2 for 15 to 20 minutes. The Am27C64 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C64 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C64 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

# Programming the Am27C64

Upon delivery or after each erasure the Am27C64 has all 65.536 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C64 through the procedure of programming.

The programming mode is entered when 12.75 V ± 0.25 V is applied to the VPP pin, CE is at VIL and PGM is at Vii.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 µs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C64. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at  $V_{CC} = V_{PP} = 5.25 \text{ V}$ .

Please refer to Section 6 for programming flow chart and characteristics.

# **Program Inhibit**

Programming of multiple Am27C64 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C64 may be common. A TTL low-level program pulse applied to an Am27C64  $\overline{PGM}$  input with  $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$  and  $\overline{CE}$  Low will program that Am27C64. A high-level CE input inhibits the other Am27C64 devices from being programmed.

# Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE at Vii . PGM at VIH. and VPP between 12.5 V and 13.0 V.

#### Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C64.

To activate this mode, the programming equipment must force 12.0 V ± 0.5 V on address line A9 of the Am27C64. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIII during auto select mode.

Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer code, and byte 1 (A0 = V<sub>IH</sub>), the device code. For the Am27C64. these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### Read Mode

The Am27C64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC-tOE.

### Standby Mode

The Am27C64 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when CE is at Vcc ± 0.3 V. The Am27C64 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTLstandby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.



## **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the outbut capacitance loading of the device. At a minimum, a 0.1-uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-uf bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### MODE SELECT TABLE

Mode Pins		CE	ŌĒ	PGM	- A0	<b>A</b> 9	V <sub>PP</sub>	Outputs
Read	·	VIL	VIL	Х	Х	Х	Vcc	Douт
Output Disable		Х	VIH	х	х	Х	Vcc	Hi-Z
Standby (TTL)		ViH	Х	х	х	Х	Vcc	Hi-Z
Standby (CMOS)		Vcc ± 0.3 V	Х	Х	Х	Х	Vcc	Hi-Z
Program		VIL	Х	VIL	Х	Х	VPP	Din
Program Verify	·	. VIL	VIL	VIH	Х	X	Vpp	Dоит
Program Inhibit		VIH .	х	Х	Х	Х	VPP	Hi-Z
Auto Select	Manufacturer Code	VIL	VIL	х	VIL	Vн	Vcc	01H
(Note 3)	Device Code	Vil	VIL	х	VIH	Vн	Vcc	15H

#### Notes:

- 1.  $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A12 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products65°C to -4 All Other Products65°C to -4	
Ambient Temperature with Power Applied –55°C to -	⊦125°C
Voltage with Respect To Vss All pins except A9,VPP,VCC0.6 V to Vcc	+ 0.5 V
A9 and V <sub>PP</sub> 0.6 V to 4	-13.5 V
Vcc0.6 V to	+7.0 V
••	

#### Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V<sub>PP</sub> the minimum DC input is -0.5 V. During transitions, A9 and V<sub>PP</sub> may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. A9 and V<sub>PP</sub> must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

# OPERATING RANGES

Commercial (C) Devices
Case Temperature (T <sub>C</sub> ) 0°C to +70°C
Industrial (I) Devices
Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (T <sub>C</sub> )55°C to +125°C
Military (M) Devices
Case Temperature (T <sub>C</sub> ) –55°C to +125°C
Supply Read Voltages
V <sub>CC</sub> for Am27C64-XX5 +4.75 V to +5.25 V
Vcc for Am27C64-XX0 +4.50 V to +5.50 V
Operating ranges define those limits between which the func- tionality of the device is guaranteed.



# DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit	
Vон	Output HIGH Voltage	1οH = -400 μA		2.4		٧
Vol	Output LOW Voltage	lot = 2.1 mA		0.45	٧	
Vн	Input HIGH Voltage		2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧
kı	Input Load Current	Vin = 0 V to Vcc		1.0	μА	
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		1.0	μА
			E/M Devices		5.0	μΛ
lcc1	Vcc Active Current (Note 3)	CE = VIL, f = 10 MHz,		-	25	mA
lcc2	Vcc TTL Standby Current	CE = VIH		1	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V		100	μΑ	
lpp1	Vpp Current During Read	CE = OE = VIL, VPP = VCC	·		100	μА

#### Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C64 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

11419C-6



#### CAPACITANCE

Parameter			/028	PL.	032	PD 028					
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	ViN ≈ 0	7	10	8	10	6	10	5	10	pF
Cout	Output Capacitance	Vour = 0	8	12	11	14	8	12	8	10	pF

#### Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C, f = 1 MHz.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

Para Sym	meter bols							Am27C64					
JEDEC	Standard	Parameter Description	Test Conditions		-45	-55	-70	-90	-120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to	CE = OE =	Min		_		_	_	_	_		
		Output Delay	ViL	Max	45	55	70	90	120	150	200	250	ns
<b>TELQV</b>	tce	Chip Enable to	OE = VIL	Min		_	_	_	_		_	_	
		Output Delay		Max	45	55	70	90	120	150	200	250	ns
tGLQV	toe	Output Enable to	CE = VIL	Min	1	-		_		_	_	_	
		Output Delay		Max	30	35	40	40	50	50	50	50	ns
<b>TEHQZ</b>	tor	Chip Enable HIGH or		Min	_	-	_	-	_	_	Γ-	_	
tghqz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	25	25	25	25	30	30	30	30	ns
taxox	tон	Output Hold from		Min	0	0	0	0	0	0	0	0	
,		Addresses, CE, or OE, whichever occurred first		Max	-	-	_	-	_	-	-	-	ns

#### Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C64 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -45, -55 and -70:

Output Load: 1 TTL gate and C<sub>L</sub> = 30 pF

Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs

For all other versions:


Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF

Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs


# **SWITCHING TEST CIRCUIT**



 $C_L = 100 \text{ pF}$  including jig capacitance (30 pF for -45, -55, -70)

11419C-7

# **SWITCHING TEST WAVEFORM**



1.5 V **Test Points** 1.5 V 0 V Input Output

11419C-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -45, -55 and -70.

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing State Unknown
<del>&gt;&gt;&gt; ≪</del>	Does Not Apply	Center Line is High Impedence "Off" State

KS000010

# **SWITCHING WAVEFORMS**



#### Notes:

- 1.  $\overline{OE}$  may be delayed up to tacc toe after the falling edge of the addresses without impact on tacc.
- 2. top is specified from OE or CE, whichever occurs first.

11419C-9