				·				R	EVISI	ONS										
LTR					D	ESCR	IPTIO	N					D/	TE (Y	R-MO-E	DA)		APPR	OVED)
LTR					D	ESCR	IPTIO .	N					DA	ATE (Y	R-MO-L	DA)		APPR	ROVED	
REV			ſ		I	Γ.		1	I		<u> </u>	Ι		_	<u> </u>	[<u> </u>	
SHEET						<u>. </u>										_				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30				
REV STATUS	نسسا			RE		i								\vdash						
OF SHEETS				SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	PMIC N/A			PRE	PARE(Jeff B	D BY lowling					DI	EFENS				S SUP		ENTE	R	
STAN MICRO	CIR	CUI	Т	CHE	CKED Jeff B	BY lowling							· 							
THIS DRAWIN	IG IS A SE BY	VAILA ALL	BLE	APP	ROVEI Micha	D BY nel A. F	rye								RY, DI SILIC		L, CM	IOS,	1 ME	3 X
DEPAI AND AGEN DEPARTMEN	ICIES (OF TH		DRA	WING		OVAL [)2-28	DATE		SIZE		•	E COE			50	162-	-967	743	
AMSC	N/A			REV	ISION	LEVEL					4	6	726	8						
										SHE	ET	1		OF	3	0				


9004708 0019719 078

5962-E335-96

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1	CCUDI	

- This drawing documents two product assurance class levels consisting of high reliability (device 1.1 Scope. classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Access time
01	416160-80	1 MEG-word by 16-bit DRAM, 32 ms refresh	8 0 ns
02	416160-70	1 MEG-word by 16-bit DRAM, 32 ms refresh	70 ns
03	418160-80	1 MEG-word by 16-bit DRAM, 8 ms refresh	80 ns
04	418160-70	1 MEG-word by 16-bit DRAM, 8 ms refresh	70 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u> Terminals</u>	Package style
x	See figure 1	50	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/

-1 V dc to +7 V dc -1 V dc to +7 V dc +50 mA 1 W Operating free-air temperature range T_{A} -55°C to +125°C -65°C to +150°C +300°C

^{2/} All voltage values in this drawing are with respect to V_{SS}.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

■ 9004708 0019720 89T **■**

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Thermal resistance, junction-to-case (θ_{JC}) Case outline X	. 5°C/W <u>3</u> / . +175°C		
1.4 Recommended operating conditions. 2/			
Supply voltage range (V_{CC})	. 0 V dc . +2.4 V dc mir 1.0 V dc mir . 3 ns minimum	nimum to +6.5 V dc maximum nimum to +0.8 V dc maximum to 30 ns maximum	m m
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	. 100 percent		
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and handbooks</u> . a part of this drawing to the extent specified herein. Unlithose listed in the issue of the Department of Defense Indethereto, cited in the solicitation.	ess otherwise sp	ecified, the issues of th	ese documents are
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufacturing	, General Specif	ication for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Drawin MIL-HDBK-780 - Standard Microcircuit Drawings.	gs (SMD's).		
(Unless otherwise indicated, copies of the specification, Standardization Document Order Desk, 700 Robbins Avenue, Bu			rom the
2.2 Order of precedence. In the event of a conflict bet herein, the text of this drawing takes precedence. Nothing regulations unless a specific exemption has been obtained.			
3. REQUIREMENTS			
3.1 <u>Item requirements</u> . The individual item requirements MIL-PRF-38535 and as specified herein or as modified in the modification in the QM plan shall not affect the form, fit, requirements for device class M shall be in accordance with devices and as specified herein.	device manufact	urer's Quality Management described herein. The in	(QM) plan. The dividual item
 When the thermal resistance for this case is specified indicated herein. Maximum junction temperature shall not be exceeded exce conditions in accordance with method 5004 of MIL-STD-88 The algebraic convention, where the more negative (less this drawing for logic voltage levels only. 	pt for allowable 3.	short duration burn-in s	creening
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	· · · · · · · · · · · · · · · · · · ·	REVISION LEVEL	SHEET 3
DESC FORM 103A			

9004708 0019721 726 🖿

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.
- 3.2.4 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

	Symbol	Condition	ons	Group A	Device	Li	imits	Unit
Test		-55°C ≤ T _A ≤ 4.5 V ≤ V _{CC} ≤ unless otherwise	+125°C c 5.5 V e specified	subgroups	type	Min	Max	
High-level output voltage	V _{OH}	I _{OH} = -5 mA, V _{IL} = V _{IH} = 2.4 V		1,2,3	All	2.4		v
Low-level output voltage	v _{oL}	I _{OL} = 4.2 mA, V _{IL} = V _{IH} = 2.4 V	= 0.8 V	1,2,3	All		0.4	v
Input leakage current	ı¹	V _{CC} = 5.5 V, V ₁ = 0 V to 6.5 V, All other pins = 0	V to V _{CC}	1,2,3	All		±10	μА
Output leakage current	Io	V _{CC} = 5.5 V, CASX V _O = 0 V to V _{CC}	high,	1,2,3	All		±10	μА
Average operating power	I _{CC1}	V _{CC} = 5.5 V, Minimu time, outputs open	um cycle	1,2,3	01		70	mA
supply current (Random read or write cycle)	00.	time, outputs open Measured with a max	cimum of		02		80	
		one address change RAS = 0.8 V	while		03		170	
					04		180	
Standby power supply current	I _{CC2}	RAS and CMOS	L H = 2.4 V	1,2,3	ALL		2	mA
			os H = V _{CC} -0.2 V	1,2,3	All		1	
Average operating power	I _{CC3}	V _{CC} = 5.5 V, Minimum	am cycle,	1,2,3	01		70	mA
supply current (RAS only refresh, or CBR)		RAS cycling, CAS x high (RAS c	only),		02		80	
		RAS low after CA: Measured with a max	cimum of		03		170	
		one address change RAS = 0.8 V	while		04		180	
Average operating power	I _{CC4}	V _{CC} = 5.5 V, t _{DC} = RAS low, CASX cy	minimum,	1,2,3	01		70	mA
supply current (Page mode)		outputs open			02		80	
		Measured with a max one address change	umum of While		03		170	
99994M		CASX = 2.4 V			04		180	
Standby power supply current (outputs enabled)	¹ cc5	RAS = V _{IH} , CASX Data out is enabled outputs open Measured with a max one address change CASX = 2.4 V	cimum of	1,2,3	All		5	mA
See footnotes at end of tal	ole.							
	NDARD	WING	SIZE A				5962-9	6743
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISI	ON LEVEL		SHEET 5	

Test	Symbol	Conditions -55°C ≤ T _A ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5°C	sut	oup A bgroups	Device type		mits	Unit
		unless otherwise spec	ified			Min	Max	
nput capacitance, address inputs A0-A11	C _{i(A)}	f = 1 MHz, See 4.4.1e, Bias on pins under test	- _	4	All		8	pF
nput capacitance, OE	C _{i(OE)}	0 V, all other pins are T _A = 25°C	open	4	All		8	pF
nput capacitance, CASX and RAS	C _{i(RC)}			4	ALL		8	ρF
Input capacitance, W	c _{i(W)}			4	All		8	pF
Output capacitance	co			4	ALL		10	pF
Functionals		See 4.4.1c	7	,8A,8B	All			
Access time from	t _{AA}	See figures 4 and 5	9	,10,11	01.03		40	ns
column address	, A.	1/ 2/			02,04		35	
Access time from	t _{CAC}	•	9	7,10,11	01.03		20	ns
CASX low	CAC				02,04		18	ļ
Access time from	t _{CPA}		9	,10,11	01.03		45	ns
column precharge					02,04		40	
Access time from	t _{RAC}		9	7,10,11	01.03		80	ns
RAS low			<u> </u>		02,04		70	
Access time from	[†] OEA		5	9,10,11	01.03		20	_ ns
ŌĒ low					02,04		18	
Output disable time	toff		5	9,10,11	01.03		20	ns
after CASX high 3/					02,04		18	
Output disable time	t _{OE2}		•	9,10,11	01.03	ļ	20	_ ns
after OE high 3/			_		02,04		18	
Cycle time, read	t _{RC}		•	9,10,11	01.03	150		_ ns
2/					02,04	130		
See footnotes at end of t	able.			. —				
	TANDARD		SIZE				5962-	96743
MICROCI DEFENSE ELECT	RCUIT DRA			1-	ION LEVEL		SHEET	

Test	Symbol	Conditions	Group A	Device	Lir	ni ts	Uni
		-55°C \leq T _A \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Cycle time, write	twc	See figures 4 and 5	9,10,11	01.03	150		ns
<u>2</u> /		1/ 2/		02,04	130		
Cycle time, read-write	t _{RWC}		9,10,11	01.03	205		ns
2/				02,04	181		
Cycle time, page- mode read or write	^t PC		9,10,11	01.03	50		ns
2/ 4/				02,04	45		
Cycle time, page-	t _{PRWC}		9,10,11	01.03	105		ns
mode read-write 2/				02,04	96		
Pulse duration, page mode, RAS low 5/	t _{rasp}		9,10,11	01.03	80		ns
mode, RAS low 2/				02.04	70	_	1
				All		100	μs
Pulse duration, non-page- mode, RAS low 5/	^t ras		9,10,11	01.03	80		ns
				02.04	70		-
				All		10	μs
Pulse duration, CASX low 6/	t _{CAS}		9,10,11	01.03	20		ns
_				02.04	18		-
				All		10	μs
Pulse duration, RAS high (precharge)	t _{RP}		9,10,11	01.03	60		ns
· · · · · · · · · · · · · · · · · · ·				02,04	50		
Pulse duration, W low	twp		9,10,11	All	10		ns
Setup time, column address before CASx low	^t asc		9,10,11	Att	0		ns
Setup time, row address	^t asr		9,10,11	ALL	0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

Test	Symbol	Conditions -55°C < TA < +12 4.5 V < VCC < 5 unless otherwise si		roup A ubgroups	Device type	Li	mits	Unit	
etup time, data 🛚 🗾	t _{DS}	(See figures 4 and 5)	ļ	9,10,11	ALL	0		ns	
Setup time, W high before	t _{RCS}		9,10,11	9,10,11	ALL	0	_	ns	
Setup time, W low before CASx high	^t CWL	-		9,10,11	01,03	20		ns	
CASA IIIgii					02,04	18			
Setup time, W low before	t _{RWL}	-	-	9,10,11	01,03	20		ns	
RÁS high						02,04	18		
Setup time, W low before CASx low (Early-write operation only)	twcs	-		9,10,11	All	0		ns	
Hold time, column address	^t CAH			9,10,11	ALL	15		ns	
Hold time, data 💯	t _{DH}			9,10,11	ALL	15		ns	
Hold time, row address	tRAH	_		9,10,11	ALL	10		ns	
Hold time, W high after CASX high 8/	tRCH	-		9,10,11	ALL	0		ns	
Hold time, W high after RAS high 8/	tRRH	_	•	9,10,11	All	0		ns	
Hold time, W low after CASX low (Early-write operation only)	^t uch			9,10,11	All	15	5	ns	
Hold time, CASX low to	^t CLCH			9,10,11		5		ns	
Hold time, RAS high from CASX precharge	^t RHCP	_		9,10,11	01.03	45		_ ns	
Troil CASA precharge		_			02,04	40		 	
Hold time, OE command	^t OEH			9,10,11	01.03	20		_ ns	
See footnotes at end of to	able.				02,04	18			
						· · · · · · · · · · · · · · · · · · ·			
_	ANDARD	AWING	SIZE A				5962	-96743	
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVIS	ION LEVEL		SHEET	8		

9004708 0019726 208 📟

Test	Symbol	Conditions		Group A	oup A Device		Limits	
	·	$-55^{\circ}C \leq T_{A} \leq +1$ $4.5 \text{ V} \leq V_{CC} \leq \frac{1}{2}$ unless otherwise	5.5 V	subgroups	type	Min	Max	
Hold time, RAS referenced to OE	^t ROH	See figures 4 and 5 1/ 2/		9,10,11	All	10		ns
Delay time, CASx high (precharge)	t _{CP}			9,10,11	All	10		ns
Delay time, column	t _{AWD}		9,10	9,10,11	01.03	70_		ns
address to W low (Read- write operation only)					02,04	63		
Delay time, RAS low to CASx high (CBR refresh only)	^t CHR			9,10,11	All	10		ns
Delay time, CASx high to	^t CRP			9,10,11	ALL	5		ns
Delay time, RAS low to	lay time, RAS low to			9,10,11	01.03	80	-	ns
CR3A IIIgii					02,04	70		
Delay time, CASX low to RAS low (CBR refresh only)	^t csr		9,	9,10,11	All	5		ns
Delay time, CASX low to W low (Read-write operation only)	^t cwD			9,10,11	01.03	50 46		ns
Delay time, OE to data	^t OED	į		9,10,11	01.03	20 18		ns
Delay time, RAS low to	† _{RAD}			9,10,11	01.03	15	40	ns
column address 2/	, in				02,04	15	35	
Delay time, column	t _{RAL}			9,10,11	01.03	40		ns
address to RAS high					02,04	35		
Delay time, column	t _{CAL}			9,10,11	_01.03	40		ns
address to CASX high					02,04	35		
Delay time, RAS low to CAS× low 9/	t _{RCD}			9,10,11	01.03	20	60	ns
					02,04	20	52	
See footnotes at end of tab	le.							
	NDARD	MING	SIZE A				5962-9	6743
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER			DEV/ISI	ON LEVEL	1	SHEET		


-- 9004708 0019727 144 **--**

Test	Symbol	Conditions	Group A	Device	Lif	mits	_ Unit
		-55°C ≤ T _A ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min_	Max	
Delay time, RAS high to CASx low	t _{RPC}	See figures 4 and 5	9,10,11	All	0		ns
Delay time,	t _{RSH}		9,10,11	01.03	20		_ ns
CASX low to RAS high	Kon			02,04	18		
Delay time, RAS low to W	t _{RWD}		9,10,11	01.03	110		_ ns
low (Read-write operation only)				02,04	98		
Delay time, W low after	t _{CPW}		9,10,11	01.03	75		_ ns
CASX precharge (read- write operation only)				02,04	68		
Refresh time interval	tREF		9,10,11	01.02		32	_ ms
	NE'		ļ	03,04		8	!

- 1/ An initial pause of 200 µs is required after power-up followed by a minimum of 8 initialization cycles after full V_{CC} level is achieved. The 8 initialization cycles need to be RAS only refresh or CBR to assure proper device operation. The 8 initialization cycles should be repeated any time the refresh requirement is exceeded.
- 2/ All cycle times assume transition time t_T = 5 ns, referenced to V_{IH} (min) and V_{IL} (max).
- $\frac{3}{1000}$ and $\frac{1}{1000}$ are specified when the output is no longer driven. The outputs are disabled (high impedance) by bringing either $\frac{1}{1000}$ or $\frac{1}{1000}$ and $\frac{1}{1000}$ are specified when the output is no longer driven.
- 4/ To guarantee $t_{\mbox{\scriptsize PC}}$ min, $t_{\mbox{\scriptsize ASC}}$ should be greater than or equal to $t_{\mbox{\scriptsize CP}}.$
- 5/ In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- $\underline{6}/$ In a read-write cycle, $t_{\hbox{CMD}}$ and $t_{\hbox{CML}}$ must be observed.
- \mathcal{U} Referenced to the later of $\overline{\text{CASx}}$ or $\overline{\text{W}}$ in write operations.
- $\underline{\textbf{8}}\textsc{/}$ Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 9/ Maximum value specified only to guarantee access time.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

| 9004708 0019728 080 | | |



Symbol	Mill	imeters	Inc	hes
Зуньос	Min	Max	Min	Max
A	2.80	3.55	.110	.140
Ь	0.30	0.50	.012	.020
С	0.10	0.23	.004	.009
D	20.60	21.40	.811	.842
01	18.95	19.45	.746	.766
E	16.10	16.90	.634	.665
E2	14.10	14.90	555	.587
E3	0.76		.030	
е	0.80	BSC	.031	BSC
	6.35	9.40	.250	.370
Q	0.66		.026	
S1	_0.38	•••	.015	

NOTE: The U.S. Government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outline</u>.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	SHEET 11

Device types		01, 02, 03, and 04	
Case outlines		X	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	VCC DGD DG1 DG2 DG3 VCC DG4 DG5 DG6 DG7 NC NC NC NC NC NC NC NC NC NC NC NC NC	26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	VSS A4 A5 A6 A7 A8 A9 OE CASU CASU NC NC NC NC NC NC NC NC NC NC NC NC NC

^{1/} A10 and A11 are NC for devices 03 and 04.

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

9004708 0019730 739

			Inputs				Input/Out	put
Operation (RAS	CAS	Į,	OE	Row address	Column address	D	Q
Read	ACT	ACT	NAC	ACT	APD	APD	NAC	VLD
Write (early write)	ACT	ACT	ACT	DNC	APD	APD	APD	ILD
Write (late write)	ACT	ACT	ACT	NAC	APD	APD	APD	ILD
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	APD	VLD
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN
Hidden refresh (read)	ACT	ACT	NAC	ACT	APD	APD	NAC	VLD
Hidden refresh (write)	ACT	ACT	ACT	DNC	APD	APD	APD	DNC
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN
Standby	NAC	NAC	DNC	DNC	DNC	DNC	DNC	OPN


ACT = active
NAC = nonactive
DNC = don't care
VLD = valid
ILD = invalid
APD = applied
OPN = open

FIGURE 3. <u>Iruth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

DESC FORM 193A JUL 94

■ 9004708 0019731 675 ■



(b) ALTERNATE LOAD CIRCUIT


NOTE: The ac timing parameters are specified with reference to the minimum valid high-level voltage and the maximum valid low-level voltage for each signal. This corresponds to 2.4 V and 0.8 V for inputs; 2.4 V and 0.4 V for outputs with the given load circuit.

FIGURE 4. Load circuit and voltage waveforms.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	SHEET 14

DESC FORM 193A JUL 94

-- 9004708 0019732 501 **--**



NOTES:

- 1. CASx order is arbitrary.
- To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.
 t_{CAC} is measured from CASx to its corresponding DQx.

t_{CAC} is measured from CASx to its corresponding DQx.


Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

FIGURE 5. <u>liming waveforms</u>.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	SHEET 15

DESC FORM 193A JUL 94

9004708 0019733 448



9004708 0019734 384



NOTES:


- CASX order is arbitrary.
 To hold the address latched by the first CASX going low, the parameter t_{CLCH} must be met.

FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

DESC FORM 193A JUL 94

9004708 0019735 210



NOTES:

- CASx order is arbitrary.
- To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.
 Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
 t_{CAC} is measured from CASx to its corresponding DQx.

FIGURE 5. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 94

■ 9004708 0019736 157 **■**

ENHANCED-PAGE-MODE READ-CYCLE SEE NOTES 1 AND 2 - ^trasp tRP RAS t RCD ' t CRP CASU - t_{RHCP} ECLCH ---LCAS ^tCSH CASL t CAL t CAH ^tASC ^tRAL DON T COLUMN **ADDRESS** ROW COLUMN DON'T CARE CARE t RRH t RCS ^t RCH tOFF ^tRAD t CPA --- tcac ---SEE NOTE 4 SEE NOTE 5 tAA . t RAC D08-D015 OUT SEE NOTE 6 t_{0EZ} D00-D07 OUT SEE NOTE 6 LOEA DON'T CARE

NOTES:

- CASx order is arbitrary.
- A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and readmodify-write-timing specifications are not violated.
- To hold the address latched by the first $\overline{\text{CASx}}$ going low, the parameter t_{CLCH} must be met.


- t_{CAC} is measured from CASx to its corresponding DQx.
 Access time is t_{CPA} or t_{AA} dependent.
 Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

FIGURE 5. <u>Iiming waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

DESC FORM 193A JUL 94

■ 9004708 0019737 093 ■



NOTES:

- 1. CASX order is arbitrary.
- 2. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modifywrite-timing specifications are not violated.


 3. To hold the address latched by the first CASx going low, the parameter t_{CLCH} must be met.
- 4. Referenced to the first CASX or W, whichever occurs last.

FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

DESC FORM 193A JUL 94

■ 9004708 0019738 T2T ■



NOTES:


- 1. CASX order is arbitrary.
- 2. A read or write cycle can be mixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- 3. t_{CAC} is measured from \overline{CASx} to its corresponding DQx. 4. To hold the address latched by the first \overline{CASx} going low, the parameter t_{CLCH} must be met.
- 5. Access time is t_{CPA} or t_{AA} dependent.
 6. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

DESC FORM 193A JUL 94

9004708 0019739 966




NOTE: All CASX must be high.

FIGURE 5. <u>Timing waveforms</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

DESC FORM 193A JUL 94

9004708 0019740 688 📟



9004788 0019741 514



NOTE: Any CASX can be used.

FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962- 9 6743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

DESC FORM 193A JUL 94

9004708 0019742 450

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-38535	ance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10,
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

1/ Blank spaces indicate tests are not applicable.

 $\overline{2}$ / Any or all subgroups may be combined when using high-speed testers.

3/ Subgroups 7 and 8 functional tests shall verify functionality of the device.

* indicates PDA applies to subgroup 1 and 7.

** see 4.4.1e.

6/ Δ indicates delta limit shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device classes Q and V, performance of delta limits shall be as specified in the manufacturer's QN plan. ${\Bbb Z}'$ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25

DESC FORM 193A JUL 94

9004708 0019743 397

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition A or D; for circuit, see 4.2.1b herein).
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table 11A herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. for device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-1-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (capacitance measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26

DESC FORM 193A JUL 94

9004708 0019744 223 **3**

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table 11A herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

CIN	COUT	-	 -	-	-	-	-	•	-	Input and bidirectional output, terminal-to-GND capacitance.
Icc		-	 -	-	•	-	-	-	-	Supply current.
111		-	 -	-	-	-	-	-	-	Input current low
IIH		-	 -	-	-	-	-	-	-	Input current high

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96743
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27

T_	-	-	-	-	-	-	-	-	-		-	-		-	Case temperature.
ΤÅ	-	-	-	-	-	-	-	-	-	-	-	-		-	Ambient temperature
٧٩.	-	-	-	-	-	-	-	_	_	_	-	-		-	Positive supply voltage.
TA V _{CC} V _{SS}	_	-	_	_	_	-	_	-	-	-	-	-		-	Ground zero voltage potential.
V-5	-		-	-	-	-	-	-	-	-	-	-		-	Positive input clamp voltage
ολų	-	-	-	-	_	-	-	-	-	-	-	_		-	Latch-up over-voltage
0/1	-		-	-	-	_	-	-	-	-	-	_		-	Latch-up over-current
AC-	A 1	1		-	_	_	_	-	-	_	-	_		-	Address inputs
DQO			1	-	_	-	-	_	_	-	-	_		-	Data In/Data Out
CA		_ `	٠.										_	-	Lower Column-Address Strobe
CA		-											_	-	Upper Column-Address Strobe
NC	٠.	٠.	-	_		-	_	_	_	_	_	_		-	No Internal Connection
OF	-	_	_	_	_	_	_	_	_	_	_	_		_	Output Enable
RA	s			-	-	_	_	_			-			-	Row-Address Strobe
÷~	_		_	_	_	_	_	-	-	_	_	_			Write Enable

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE **5962-96743**REVISION LEVEL SHEET **28**

DESC FORM 193A JUL 94

9004708 0019746 OT6

APPENDIX

FUNCTIONAL ALGORITHMS

- 10. SCOPE
- 10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - 30. ALGORITHMS
 - 30.1 Algorithm A (pattern 1).
- 30.1.1 <u>Output high impedance (t_{OFF})</u>. This pattern veri<u>fie</u>s the output buffer switches to high impedance (three-state) within the specified t_{OFF} after the rise of CAS. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load address location with data.
 - Step 3: Raise $\overline{\text{CAS}}$ and read address location and guarantee V_{OL} < V_{OUT} < V_{OH} after t_{OFF} delay.
 - 30.2 Algorithm B (pattern 2).
- 30.2.1 V_{CC} slew). This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data with Vcc at 5.0 V.
 - Step 3: Change V_{CC} to 5.5 V.
 - Step 4: Read memory with background data.
 - Step 5: Load memory with background data complement.
 - Step 6: Change V_{CC} to 4.5 V.
 - Step 7: Read memory with background data complement.
 - 30.3 Algorithm C (pattern 3).
- 30.3.1 <u>March data</u>. This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read location 0.
 - Step 4: Write data complement in location 0.
 - Step 5: Repeat steps 3 and 4 for all other locations in the memory (sequentially).
 - Step 6: Read data complement in maximum address location.
 - Step 7: Write data in maximum address location.
 - Step 8: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 9: Read data in maximum address location.
 - Step 10: Write data complement in maximum address location.
 - Step 11: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 12: Read memory with data complement.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	SHEET 29

DESC FORM 193A JUL 94

■ 9004708 0019747 T32 **■**

APPENDIX

30.4 Algorithm D (pattern 4).

- 30.4.1 Refresh test (cell retention) +125°C only. This test is used to check the retention time of the memory cells. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Pause t_{REF} (stop all clocks).
 - Step 4: Read memory with background data.
 - Step 5: Repeat steps 2 through 4 with data complement.

30.5 Algorithm E (pattern 5).

- Read-modify-write (RMW). This pattern verifies the Read-modify-write mode for the memory. It is performed 30.5.1 in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Read memory with data and load with data complement using RMW cycle.
 - Step 4: Repeat step 3 for all address locations.
 - Step 5: Repeat steps 2 and 3 using data complement.

30.6 Algorithm F (pattern 6).

- 30.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
 - Perform 8 pump cycles. Step 1:
 - Step 2: Load first page of memory with background data using Page mode cycle.
 - Step 3: Read first page of memory with data and load with data complement using Page mode cycle.
 - Step 4: Read first page of memory with data complement and load with data using Page mode cycle.
 - Step 5: Repeat steps 2 through 4 for remaining memory locations.

30.7 Algorithm G (pattern 7).

- 30.7.1 <u>CAS-before-RAS refresh test</u>. This test is used to verify the functionality of the <u>CAS</u> before <u>RAS</u> mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Load memory with background data. Step 2:

 - Step 3: Pause for t_{REE} (stop all clocks).
 Step 4: Perform 4096 CAS-before-RAS cycles for device types 01 and 02 and 1024 for device types 03 and 04,
 - while attempting to modify data.
 - Step 5: Read memory with background data.

30.8 Algorithm H (pattern 8).

- 30.8.1 RAS-only refresh test. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.

 - Step 3: Pause for t_{REF} (stop all clocks).
 Step 4: Perform 4096 RAS-only cycles for device types 01 and 02 and 1024 for device types 03 and 04,
 - while attempting to modify data. Step 5: Read memory with background data.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96743
		REVISION LEVEL	30

DESC FORM 193A JUL 94

9004708 0019748 979