


																									_		
REV		Α	Α	Α																L			L				
PAGE	24	25	26	27													L	_	<u> </u>	_	_	<u> </u>	L_	L			<u> </u>
REV STAT	ับร	Ţ	REV		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		丄	↓_	_			_	<u> </u>	<u> </u>		<u> </u>
OF PAGE	S	Γ	PAGE	S	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Defense E Supply Ce Dayton, Ol	nter	onic	S			PRE CONTRACTOR	ik	(·(3	fu G		 ,E	 →	Th al De	nis d I De epar	drav epar tme	ving tme ent c	is nts a of De	availand affense	able Ager e	for icies	use s of	the			
Original da						AP	7//	\mathcal{L}	0/8		6				T	ITLI	E: ^M 6	ICR 4K	OCIR X 4	CUIT	5, I	DIG ONOI	LITAL	iIC	MUS SIL	icon	ł
13 A	ugus	t 19	987		T	SIZ	E	_	ODE	. 1	DEN 26	_	NC).	D	WG	١	10.	59	6	2 -	۶ -	370	67	76	1	
AMSC N/A	١.				t	RE	V			A					Γ	ı	PAC	3 E	1		0	F	2	7			
	-											7											5	962	-E8	72	


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193

MAY 86



1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access _time	Refresh
01	MT4067-12	64K x 4 bit DRAM	120 ns	256 cycles (4 ms)
02	MT4067-15	64K x 4 bit DRAM	150 ns	256 cycles (4 ms)
03	MT4067-20	64K x 4 bit DRAM	200 ns	256 cycles (4 ms)
04	MT4067-10	64K x 4 bit DRAM	100 ns	256 cycles (4 ms)

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

V D-6 (18-lead, .960" x .310" x .200"), dual-in-line package
X See figure 1 (18-terminal, .505" x .305" x .100"), rectangular chip carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		596	2-87676		
	REVISION LEVEL A	•	SHEET	2	

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

- 9004697 1391695 891 **-**

2. APPLICABLE DOCUMENTS

2.1. Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-87676 REVISION LEVEL A 3

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

9004697 1391696 728

TA	BLE I.	Electrical performance chara	cteristi	cs.			
Test	Symbol	Conditions 1/2/3/4/ -55°C < TC < +1T0°C		Group A subgroups	Lin Min	nits Max	Unit
High level output voltage <u>5</u> /	V _{ОН}	 V _{IL} = 0.8 V, I _{OH} = -5 mA, V _{IH} = 2.4 V	A11	1,2,3	2.4	nax	٧
Low level output voltage <u>5</u> /	۸ ⁰ ۴	$V_{IL} = 0.8 \text{ V},$ $I_{OL} = 5 \text{ mA}, V_{IH} = 2.4 \text{ V}$	A11	1,2,3		0.4	٧
High level input leakage current	IIH	V _{CC} = 5.5 V, V _I = 6.5 V	A11	1,2,3	 	10 	μА
Low level input leakage current	IIIL	V _{CC} = 5.5 V, V _I = 0.0 V	A11	1,2,3		 -10 	μА
High level output leakage current	I I OH	V _{CC} = 5.5 V, V _O = 6.5 V	A11	1,2,3		10	μA
Low level output leakage current	I _{OL}	V _{CC} = 5.5 V, V _O = 0.0 V	A11	1,2,3		 -10 	μ Α
Average operating 6/ current during READ or WRITE cycle	I ^I CC1	T _C = minimum cycle	A11	1,2,3		 55 	 mA
Standby current	I _{CC3}	lafter 1 memory cycle RAS and CAS high	A11	1,2,3	 	8	i mA
Average refresh current 6/ (RAS only REFRESH)	I _{CC4}	 T _C = minimim cycle, CAS high, RAS cycling	A11	1,2,3		 45 	l mA
Average page-mode current <u>6</u> /	I CC2	T _C (P) = minimum cycle, RAS low, CAS cycling	A11	1,2,3	 	 55 	[mA
Standby current (CAS before RAS refresh) 7/	II _{CC5}	IT _C = minimum cycle, RAS land CAS cycling	A11	1,2,3	 	 55 	mA
Input capacitance A _O - A ₇ , D _{IN} <u>7</u> /	c _{I1}	T _C = +25°C See 4.3.1c	A11	4		5	l l pF l
Input capacitance RAS, CAS,WE, OE 7/	C _{I2}	T _C = +25°C See 4.3.1c	A11	4		8	pF

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87676

REVISION LEVEL
A
4

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

TABLE I.	Electri	cal perf	ormance o	haraci	teristi	<u>cs</u> - C	ontinued.		··· - · · · · · ·	
Test	 Symbol	Conditio	ons <u>1/ 2</u> C <u>< TC <</u>	/ 3/ 4	/	Device	Group A	Lim	its	Unit
		-55 (<u> </u>	+110 C		туре	subgroups	Min	Max	
Output capacitance D _{OUT}	c ₀	 T _C = +2! See 4.3 	5°C .1c			A11	4		7	pF
Access time from RAS 8/	t _{a(R)}	 See fign 	ures 4 an	id 5		01 02 03 04	9,10,11		120 150 200 100	ns ns ns
Access time from CAS 9/	t _{a(C)}					01 02 03 04	9,10,11		60 75 100 50	ns ns ns
Ou <u>tpu</u> t disable time after CAS high <u>10</u> /	tdis(CH)	T 			 -	A11	 9,10,11 		40	ns
Page-mode cycle time 11/	t _{c(P)} 	† 			 	01 02 03 04	9,10,11	100 120 225 90		ns ns ns
Read cycle time	tc(rd)	T 			 	01 02 03 04	9,10,11	220 250 330 195		ns ns ns ns
Write cycle time	t _{c(W)}				 	01 02 03 04	9,10,11	220 250 330 195	 	ns ns ns ns
Read-write/read-modify- write cycle time 11/	tc(rdW)	 			 	01 02 03 04	9,10,11	290 315 410 250		ns ns ns ns
Pulse duration, CAS high (page mode)	tw(CH)P	T 			 	01,04 02 03	9,10,11	 30 35 40	 	ns ns
Pulse duration, CAS low	tw(CL)	 				01 02 03 04	9,10,11	60 75 100 50	10000 10000 10000 10000	ns ns
Pulse duration, RAS high (precharge time) (page mode) 12/	tw(RH)P	 			.]	01 02 03 04	9,10,11	90 90 120 80		ns ns ns ns
See footnotes at end of ta	ble.							···		
STANDARDIZ			SIZE				506	2 2767		
MILITARY DRAY DEFENSE ELECTRONICS SU DAYTON, OHIO 45	PPLY CENTE	er		T	REVISIO	N LEVE	5962-87676 . SHEET			

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444					REVISION LEVEL			SHEET 6		
STANDARDIZE MILITARY DRAW			SIZE A				5962-87676			
See footnotes at end of tab	le.		·							
Row address hold time	th(RA)					01 02 03 04	9,10,11	20 20 25 15		ns ns ns ns
Column address hold time after CAS low	^t h(CLCA)	 -				01,02, 03 04	9,10,11	30 20	 	ns ns
Write command setup time before RAS high	tsu(WRH)	 			-	01 02 03 04	9,10,11	40 45 55 35		ns ns ns ns
Write command setup time before CAS high	 t _{su(WCH)} 				_	01 02 03 04	9,10,11	40 45 55 35		ns ns ns ns
Early write command setup time before CAS low 14/	 t _{su(WCL)} 	T ! ! !				A11	9,10,11 	0		ns
Read command setup time 11/	 tsu(rd)	T <u> </u>] 	All	9,10,11	0] 	ns
Data setup time 11/13/	t _{su(D)}	T ! !				All	9,10,11	0	 	ns
Row address setup time $11/$	t _{su(RA)}	† 			•	All	9,10,11	0		ns
Column address setup time <u>11</u> /	t _{su(CA)}]	All	9,10,11 9,10,11	0	 	ns
Write pulse duration	tw(W)				 -	01 02 03 04	9,10,11	40 45 50 35		ns ns ns ns
Pulse duration, RAS low	tw(RL)	 See fi 	gures 4 a	and 5		01 02 03 04	9,10,11	150 200	10000 10000 10000 10000	
Pulse duration, RAS high (precharge time) (non-page mode)	tw(RH)					01 02 03 04	9,10,11	90 90 120 80		ns ns ns
Test	Symbol	-55	ions <u>1</u> / °C <u><</u> T _C <u>:</u>	2/ 3/ (+1T0	2 / C		Group A subgroups	Li⊓ Min	nits Max	_ Unit
TABLE I.		1				_				

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

9004697 1391699 437

TABLE I	. Electri	cal performa	nce chara	cterist	ics - C	ontinued.				
Test	Symbol	 Conditions -55°C <	$\frac{1}{2}$ $\frac{2}{3}$	4/		Group A subgroups		nits	 Unit 	
		-55 0 <	16 < .110			3ubgroups	Min	Max		
Column a <u>ddr</u> ess hold time after RAS low	t _{h(RLCA)}			 	01 02 03 04	9,10,11	80 100 130 70		ns ns ns ns	
Data hold time after CAS low <u>13</u> /	t _{h(CLD)}	 See figures 	4 and 5	 	01 02 03 04	9,10,11	40 45 55 35	 	ns ns ns ns	
Data hold time after RAS low	t _{h(RLD)}	 		 	01 02 03 04	1	100 120 135 85	 	ns ns ns	
Data hold time after $\overline{\mathtt{W}}$ low $\underline{13}/$	t _{h(WLD)}	T 		 	01 02 03 04	9,10,11	40 45 55 35	 	ns ns ns ns	
Read command hold time after CAS high <u>11</u> /	th(CHrd)	 		 	A11	 9,10,11 	0	 	l ns ns 	
Read command hold time after RAS high	th(RHrd)	 			01 02 03 04	9,10,11	20 25 25 10	 	ns ns ns ns	
Write command hold time after CAS low	th(CLW)	T 			01 02 03 04	9,10,11	 40 45 55 35	 	ns ns ns ns	
Write command hold time after RAS low	th(RLW)				01 02 03 04	9,10,11	100 120 135 85		ns ns ns ns	
Delay time, RAS low to CAS high	t _R LCH	T 			01 02 03 04	9,10,11	120 150 200 110	 	ns ns ns ns	
Delay time, CAS high to RAS low	t _{CHRL}	T 			 01,02, 03 04	9,10,11	 20 20 15	 	ns ns ns	
Delay time, CAS low to RAS high	t _{CLRH}	T 			01 02 03 04	9,10,11	60 75 100 50		ns ns ns ns	
See footnotes at end of ta	ble.				-					
STANDARDIZ		SIZ				596	52-8767	76		
MILITARY DRA DEFENSE ELECTRONICS SU DAYTON, OHIO 4	JPPLY CENTE		<u> </u>	REVISION LEVEL				SHEET 7		

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

TABLE I.	Electri	cal performance characteris	tics - C	ontinued.			
Test	Symbol	Conditions 1/ 2/ 3/ 4/		Group A	Lin	nits	Unit
	<u> </u>	-55°C <u><</u> T _C <u><</u> +1T0°C	type	subgroups	Min	Max	
Delay time, RAS low to CAS high (CAS before RAS refresh only)	t _{RLCHR}	 See figures 4 and 5 	01 02 03 04	9,10,11	25 30 40 20		ns ns ns ns
Delay time, <u>CAS</u> low to <u>15/</u> RAS low (CAS before RAS refresh only)	t _{CLRL}	 	A11 	9,10,11	10		ns
Delay time, CAS low to W low (read-modify-write cycle only) 14/16/	t _{CLWL}	 	01 02 03 04	9,10,11	50 60 100 40		ns ns ns
Delay time, RAS low to CAS low	trici		 01 02 03 04	9,10,11	30 30 30 25	60 75 100 50	ns ns ns
Delay time, RAS low to W low (read-modify-write cycle only) 14/16/	t _{RLWL}	. - 	 01 02 03 04	9,10,11	 110 135 200 90		ns ns ns ns
Refresh time interval 17/ 18/	 t _{rf} 		A11	9,10,11		4.0	ms
Transition time (rise and fall)	tt	T <u> </u>	A11	9,10,11	3	100	l ns
Output disable time after OE high	t _{dis(GH)}	! 	A11	9,10,11		40	ns
Output enable time after OE low <u>19</u> /	t _{en(GL)}	 	01 02 03	 9,10,11 		 60 75 100 35	 ns ns ns

- $\frac{1}{}$ An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (READ, WRITE, READ-MODIFY-WRITE, RAS refresh) before proper device operation is assured.
- 2/ AC characteristics assume transition time $(t_T) = 5$ ns.
- 3/ V_{IL} (max) and V_{IH} (min) are reference levels for measuring timing of input signals. Transition times are measured between V_{IL} and V_{IH}.
- 4/ In addition to meeting the transition rate specification, all input signals must make the transition between V_{IL} and V_{IH} (or V_{IH} and V_{IL}) in a monotonic manner.
- 5/ V_{SS} is common for all voltages.
- 6/ Specified values are obtained with the output load equal to 2 TTL loads and 100 pF to V_{SS} .

STANDARDIZED MILITARY DRAWING	SIZE A		2-87676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 8

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096

■ 9004697 l39l70l 9l5 **■**


- Capacitance measured with a Boonton meter or equivalent or effective capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with ΔV equal to 3 volts and V_{CC} equal to 5.0 V. Capacitance shall be measured only for the initial qualification and after process or design changes which may effect terminal capacitance.
- 8/ Assumes that $t_{RLCL} < (max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, $t_{a(R)}$ will increase by the amount that t_{RLCL} exceeds the value shown.
- 9/ Assumes that $t_{RLCL} \ge t_{RLCL}$ (max).
- $\frac{10}{}$ t_{dis(CH)} (max) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OI} .
- 11/ Some parameters are conditionally guaranteed that are specified to aid device application. They are not necessarily directly verified by a specific test, however, the vendor uses device characterizations and design specifications to insure all device parameters are within specified performance limits.
- $\overline{12}/$ If $\overline{\text{CAS}}$ is low at the falling edge of $\overline{\text{RAS}}$, D_{OUT} will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer $\overline{\text{CAS}}$ must be pulsed high for $t_{\text{C}}(p)$. Footnote 20/ applies to determine valid data out.
- 13/ These parameters are referenced to CAS leading edge in early WRITE cycles and to WE leading edge in late WRITE or READ-MODIFY-WRITE cycles.
- tsu(WCL), tclwl and trlwl are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If tsu(WCL) \geq tsu(WCL) (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tclwl \geq tclwl (min) and trlwl \geq trlwl (min) the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and until CAS goes back to VIH) is indeterminate.
- 15/ Enables on-chip refresh and address counters.
- 16/ During a READ-WRITE or READ-MODIFY-WRITE cycle the minimum specifications for t_{RWD} and t_{CWD} must be modified by adding 40 ns to each specification due to $\overline{0E}$ delay.
- $\frac{17}{4}$ A 256-cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 μ s so that all 256 RAS address combinations are executed within 4 ms (regardless of sequence). Distributed refresh is recommended.
- $\frac{18}{A}$ A 256-cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of \overline{RAS} addresses (regardless of sequence). This refresh mode must be executed within 4 ms.
- 19/ If OE is taken low then high (V_{IH}) D_{OUT} goes open. If OE is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation requires a separate READ and WRITE cycle.
- $\overline{20}$ / If \overline{CAS} = V_{IH} or \overline{OE} = V_{IH} data output is high impedance. If \overline{CAS} = V_{IL} and \overline{OE} = V_{IL} data output may contain data from the last valid READ cycle.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-87676 REVISION LEVEL A 9

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

9004697 1391702 851 📟



■ 9004697 1391703 798 **■**

Sy	mbol	Dime	nsions	shown	in
	T 	Inch	es	Millime	ters
	T 	Min	Max	Min	Max
A	. 1	.060	.100	1.52	2.34
i A	1	.050	.088	 1.27 	2.24
A	2			 	
† B	3		 		
† E	31	.022	028	15.60	7.10
E	32	.022	.041	5.60	1.04
[)	.280	.305	7.11	 7.75
	01	070	REF	1.9	1 REF
	D ₂	.150	REF	3.8	1 REF
	D ₃	.075	BSC	1.7	8 BSC
	D ₄		305	 	 7.75
1	D ₅	1.120	BSC	3.0	5 BSC
† 	E	1.480	.505	112.19	12.33
† 	E ₁	.145	REF	3.6	58 REF
+	E ₂	200	REF	5.0	08 REF

FIGURE 1. Case outline X (18-terminal, .505" x .305" x.100" chip carrier) - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-87676 REVISION LEVEL A 111

DESC FORM 193A SEP 87

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

S	/mbo1	Dime	ensions	sho	own	in		
i I	٦	Incl	nes	Mil'	lime	ters		
i 		lMin l	Min Max		n	Max		
	E ₃	1 .100	.100 REF		2.54	REF	 -	
1	E4		365			9.27	1	
1	E ₅	-	-	! ! !				
1	E ₆	.050	BSC	 	1.27 BSC			
† 	E 7	.015		1.38	.380			
+	h	.035	.045	1.89	90	11.14	1 1	
1	j	.010	.025	1.3	80	 6.40 	1	
1	L	.040	.060	11.0	02	1.40		
T	L ₁	.040	.060	11.	02	1.40	1	
T	L ₂	.040	1.155	11.	1.02 3.94			
T	N		18		18			
1	R	.007	.011	11.	80	2.80		
1	ND	1	4	1	4			
j	NE		5	1	5			

FIGURE 1. <u>Case outline X (18-terminal, .505" x .305" x .100" chip carrier</u>) - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A


5962-87676


REVISION LEVEL
A

12


DESC FORM 193A SEP 87


☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913






☆U.S. GOVERNMENT PRINTING OFFICE: 1987 748-129-60913





☆U.S. GOVERNMENT PRINTING OFFICE: 1987 748-129-609B



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913





FIGURE 4. Switching waveforms (read-write/read-modify-write cycle timing) - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-87676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 18	


☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-609B



THUS, GOVERNMENT PRINTING OFFICE: 1987 - 748-129-609D

■ 9004697 1391712 7T0 ■





☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




FIGURE 4. Switching waveforms (RAS-only refresh cycle timing) - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-87676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	·	REVISION LEVEL		SHEET 2	2

会U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

REFRESH CYCLE MEMORY CYCLE REFRESH CYCLE W(RH)P, RAS su(RA) CAS th(RA) t_{su(CA)} ٧ιн n(CLCA) ADDRESS tsu(rd) v_{1H} th (RHrd) WE CARE VIL ^tdis(CH) v_{о н} VALID DATA VOL D 10 tdis(GH) ten(GL) ŌĒ

FIGURE 4. Switching waveforms (hidden refresh cycle timing) - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87676

REVISION LEVEL
33

DESC FORM 193A SEP 87

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 748-129-60913





FIGURE 4. Switching waveforms (automatic CAS-before RAS refresh cycle timing) - Continued.



This figure represents the output loading for the $^{I}\rm{OL}/^{I}\rm{OH}$ test $^{V}\rm{Bias}$ = 1.2 V for $^{I}\rm{OH},$ 1.6 V for $^{I}\rm{OL}.$ The capactive load is imposed by the test system and it's interface to the device under test.

FIGURE 5. Load circuit.

			<u> </u>		
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE	Δ 596		2-87676	
		REVISION LEVEL	•	SHEET 24	

DESC FORM 193A SEP 87 **☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913**

- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review.</u> DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5, 6, 7, 8, and 9 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A	5062 07676		2-87676
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 25

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096

9004697 1391718 119 🖿

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	1/ Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	2, 10
 Final electrical test parameters (method 5004)	1, 2*, 3, 10*, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 10,

^{*}PDA applies to subgroups 2 and 10.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26	

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-09

 $[\]underline{1}/$ Subgroups 10 and 11 requires the complete array to be tested.

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number 	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-8767601VX	6Y440	MT4067C-12
5962-8767601XX	6Y440	MT4067EC-12
5962-8767602VX	6Y440	MT4067C-15
5962-8767602XX	6Y440	MT4067EC-15
5962-8767603VX	6Y440	MT4067C-20
5962-8767603XX	6Y440	MT4067EC-20
 5962-8767604VX	6Y440	MT4067C-10
T 5962-8767604XX	 6Y440	MT4067EC-10

 $\frac{1}{\text{acquisition.}} \begin{array}{ll} \text{Do not use this number for item} \\ \text{acquisition.} & \text{Item acquired to this number may not} \\ \text{satisfy the performance requirements of this drawing.} \end{array}$

Vendor CAGE number

6Y440

Vendor name and address

Micron Technology, Inc. 2805 E. Columbia Road Boise, ID 83706

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE 5962-87676

REVISION LEVEL SHEET 27

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096