Octal Bus Buffer

The MC74VHC244 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology.

The MC74VHC244 is a noninverting 3-state buffer, and has two active-low output enables. This device is designed to be used with 3-state memory address drivers, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

- High Speed: $t_{PD} = 3.9 \text{ ns}$ (Typ) at $V_{CC} = 5 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4 \mu A \text{ (Max)}$ at $T_A = 25^{\circ}\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 5.5 V Operating Range
- Low Noise: V_{OLP} = 0.9 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 136 FETs

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mbox{GND} \leq (V_{in} \mbox{ or } V_{out}) \leq V_{CC}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.




Figure 1. LOGIC DIAGRAM



ON Semiconductor™

http://onsemi.com

DEVICE MARKING



VHC244 AWLYYWW

DW SUFFIX THREETERS

20-LEAD SOIC WIDE PACKAGE

CASE 751D PARABBARARA



AAAAAAAAAA VHC ° 244 Alyw Huuuuuuu

DT SUFFIX 20-LEAD TSSOP PACKAGE
CASE 948E




74VHC244 O AWLYWW

20-LEAD SOIC EIAJ PACKAGE CASE 967

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information in the Ordering Information Table on page 3 of this data sheet.

MAXIMUM RATINGS (Note 1)

Symbol	Pa	rameter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	Digital Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		-0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current		-20	mA
lok	Output Diode Current		±20	mA
l _{OUT}	DC Output Current, per Pin		± 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±75	mA
P _D	Power Dissipation in Still Air	SOIC Package TSSOP	500 450	mW
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	>2000 >200 >2000	V
I _{LATCH-UP}	Latch–Up Performance	Above V _{CC} and Below GND at 125°C (Note 5)	±300	mA
$\theta_{\sf JA}$	Thermal Resistance, Junction to Ambier	nt SOIC Package TSSOP	96 128	°C/W

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit	
V _{CC}	DC Supply Voltage		2.0	5.5	V
V _{IN}	DC Input Voltage		0	5.5	V
V _{OUT}	DC Output Voltage		0	V _{CC}	V
T _A	Operating Temperature Range, all Package Types		-55	125	°C
t _r , t _f	Input Rise or Fall Time	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

Tested to EIA/JESD22-A114-A

Tested to EIA/JESD22–A115–A
 Tested to JESD22–C101–A

^{5.} Tested to EIA/JESD78

DC CHARACTERISTICS (Voltages Referenced to GND)

			V _{CC}	1	T _A = 25°(C	T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level		2.0	1.5			1.5	1.5	1.5		V
	Input Voltage		3.0 to 5.5	V _{CCX} 0.7			V _{CCX} 0.7	V _{CCX} 0.7	V _{CCX} 0.7		
V_{IL}	Maximum Low-Level		2.0			0.5		0.5		0.5	V
	Input Voltage		3.0 to 5.5			V _{CCX} 0.3		V _{CCX} 0.3		V _{CCX} 0.3	
V _{OH}	Maximum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		٧
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.8		2.34 3.66		
V _{OL}	Maximum Low–Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = 4 \text{ mA}$ $I_{OH} = 8 \text{ mA}$	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Input Leakage Current	$V_{IN} = 5.5 \text{ V or GND}$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{OZ}	Maximum 3–State Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	5.5			±0.25		±2.5		±2.5	μА
I _{CC}	Maximum Quiescent Supply Current (per package)	$V_{IN} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μА

ORDERING INFORMATION

Device	Package	Shipping
MC74VHC244DW	SOIC WIDE	38 Units/Rail
MC74VHC244DWR2	SOIC WIDE	1000/Tape & Reel
MC74VHC244DT	TSSOP	75 Units/Rail
MC74VHC244DTR2	TSSOP	2500/Tape & Reel
MC74VHC244M	SOIC EIAJ	1600 Units/Box
MC74VHC244MEL	SOIC EIAJ	2000/Tape & Reel

FUNCTION TABLE

INP	OUTPUTS	
OEA, OEB	A, B	YA, YB
L	L	L
L	Н	Н
н	X	Z

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

				-	Γ _A = 25°(C	T _A ≤	85°C		C ≤ T _A 25°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to YA or	$V_{CC} = 3.3 \pm 0.3 V$	$C_L = 15pF$ $C_L = 50pF$		5.8 8.3	8.4 11.9	1.0 1.0	10.0 13.5	1.0 1.0	11.0 14.5	ns
	B to YB	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15pF$ $C_L = 50pF$		3.9 5.4	5.5 7.5	1.0 1.0	6.5 8.5	1.0 1.0	7.5 9.5	-
t _{PZL} , t _{PZH}	Output Enable Time OEA to YA or	$\begin{aligned} V_{CC} &= 3.3 \pm 0.3 V \\ R_L &= 1 k \Omega \end{aligned}$	$C_L = 15pF$ $C_L = 50pF$		6.6 9.1	10.6 14.1	1.0 1.0	12.5 16.0	1.0 1.0	13.5 17.0	ns
OEB to YB	$V_{CC} = 5.0 \pm 0.5V$ $R_L = 1k\Omega$	$C_L = 15pF$ $C_L = 50pF$		4.7 6.2	7.3 9.3	1.0 1.0	8.5 10.5	1.0 1.0	9.5 11.5	-	
t _{PLZ} , Output Disable Time OEA to YA or	OEA to YA or	$V_{CC} = 3.3 \pm 0.3V$ $R_L = 1k\Omega$	C _L = 50pF		10.3	14.0	1.0	16.0	1.0	17.0	ns
	OEB to YB	$V_{CC} = 5.0 \pm 0.5V$ $R_L = 1k\Omega$	C _L = 50pF		6.7	9.2	1.0	10.5	1.0	11.5	-
t _{OSLH} , t _{OSHL}	Output to Output Skew	$V_{CC} = 3.3 \pm 0.3V$ (Note 6)	C _L = 50pF			1.5		1.5		1.5	ns
		$V_{CC} = 5.0 \pm 0.5V$ (Note 6)	C _L = 50pF			1.0		1.0		1.5	-
C _{in}	Maximum Input Capacitance				4	10		10		10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High– Impedance State)				6						pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 7)	19	pF

^{6.} Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$, $C_L = 50 \text{pF}$, $V_{CC} = 5.0 \text{ V}$)

		T _A = 25°C		
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.6	0.9	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	- 0.6	- 0.9	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		3.5	V
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.5	V

^{7.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/8 (per bit). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

SWITCHING WAVEFORMS






Figure 3.

Figure 4.

TEST CIRCUITS



*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 5. Test Circuit

Figure 6. Test Circuit





Figure 7. Input Equivalent Circuit

OUTLINE DIMENSIONS

DW SUFFIX SOIC **CASE 751D-05 ISSUE F**




20X K REF

- I. DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRICION.
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
Е	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

DT SUFFIX TSSOP CASE 948E-02 **ISSUE A**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
M	0°	8°	0°	8°	


OUTLINE DIMENSIONS


M SUFFIX SOIC EIAJ CASE 967-01 ISSUE 0



0.10 (0.004)

0.13 (0.005) M





NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) DEED RICE.
- PHOTHUSIONS SHALL NOT EXCEED 0.15 (0.006)
 PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT
 INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE 1 OCATED ON THE 1 OWED. DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER
 RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD
 TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.