**Preferred Device** 

# **Ignition IGBT 19 Amps, 350 Volts**

# N-Channel TO-220 and D2PAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over-Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for IGBT–On–Coil or Distributorless Ignition System **Applications**
- High Pulsed Current Capability up to 50 A
- Gate-Emitter ESD Protection
- Temperature Compensated Gate-Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage

March, 2001 - Rev. 3

• Optional Gate Resistor (RG)

## **MAXIMUM RATINGS** ( $-55^{\circ}C \le T_{J} \le 175^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCES	380	VDC
Collector–Gate Voltage	VCER	380	$V_{DC}$
Gate–Emitter Voltage	VGE	22	$V_{DC}$
Collector Current – Continuous  @ T <sub>C</sub> = 25°C – Pulsed	IC	19 50	A <sub>DC</sub> A <sub>AC</sub>
ESD (Human Body Model) R = 1500 Ω, C = 100 pF	ESD	8.0	kV
ESD (Machine Model) R = 0 $\Omega$ , C = 200 pF	ESD	800	V
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	165 1.1	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C

## UNCLAMPED COLLECTOR-TO-EMITTER AVALANCHE **CHARACTERISTICS** (-55°C ≤ T<sub>1</sub> ≤ 175°C)


Characteristic	Symbol	Value	Unit			
Single Pulse Collector–to–Emitter Avalanche Energy  V <sub>CC</sub> = 50 V, V <sub>GE</sub> = 5.0 V, Pk I <sub>L</sub> = 22.4 A,  L = 2.0 mH, Starting T <sub>J</sub> = 25°C  V <sub>CC</sub> = 50 V, V <sub>GE</sub> = 5.0 V, Pk I <sub>L</sub> = 17.4 A,  L = 2.0 mH, Starting T <sub>J</sub> = 150°C	EAS	500 300	mJ			
Reverse Avalanche Energy  V <sub>CC</sub> = 100 V, V <sub>GE</sub> = 20 V, L = 3.0 mH,  Pk I <sub>L</sub> = 25.8 A, Starting T <sub>J</sub> = 25°C	E <sub>AS(R)</sub>	1000	mJ			




## ON Semiconductor™

http://onsemi.com

# 19 AMPERES 350 VOLTS (Clamped) VCE(on) @ 10 A = 1.8 V Max



#### MARKING DIAGRAMS & PIN ASSIGNMENTS



#### ORDERING INFORMATION

Device	Package	Shipping
MGP19N35CL	TO-220	50 Units/Rail
MGB19N35CLT4	D2PAK	800 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

#### THERMAL CHARACTERISTICS

Characteristic		Symbol	Value	Unit
Thermal Resistance, Junction to Case		$R_{ heta JC}$	0.9	°C/W
Thermal Resistance, Junction to Ambient	TO-220	$R_{ heta JA}$	62.5	
	D <sup>2</sup> PAK (Note 1.)	$R_{ heta JA}$	50	
Maximum Lead Temperature for Soldering Purposes,	1/8" from case for 5 seconds	TL	275	°C

#### **ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Test Conditions	Temperature	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Collector–Emitter Clamp Voltage	BVCES	I <sub>C</sub> = 2.0 mA	T <sub>J</sub> = -40°C to 150°C	320	350	380	VDC
		I <sub>C</sub> = 10 mA	$T_J = -40^{\circ}\text{C}$ to 150°C	330	360	380	
Zero Gate Voltage Collector Current	ICES		T <sub>J</sub> = 25°C	-	1.5	20	μADC
		V <sub>CE</sub> = 300 V, V <sub>GF</sub> = 0 V	T <sub>J</sub> = 150°C	_	15	40*	
		·GL ··	T <sub>J</sub> = -40°C	_	0.7	1.5	
Reverse Collector–Emitter Leakage Current	<sup>I</sup> ECS		T <sub>J</sub> = 25°C	_	0.35	1.0	mA
		$V_{CE} = -24 \text{ V}$	T <sub>J</sub> = 150°C	_	10	20*	
			T <sub>J</sub> = −40°C	_	0.05	0.5	
Reverse Collector–Emitter Clamp Voltage	BVCES(R) $I_C = -75 \text{ mA}$	T <sub>J</sub> = 25°C	25	33	50	VDC	
		$I_C = -75 \text{ mA}$	T <sub>J</sub> = 150°C	25	36	50	
			T <sub>J</sub> = -40°C	25	30	50	
Gate–Emitter Clamp Voltage	BVGES	IG = 5.0 mA	T <sub>J</sub> = -40°C to 150°C	17	20	22	VDC
Gate–Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = 10 V	$T_J = -40^{\circ}\text{C}$ to 150°C	384	500	1000	μA <sub>DC</sub>
Gate Resistor (Optional)	RG	-	T <sub>J</sub> = -40°C to 150°C	_	70	_	Ω
Gate Emitter Resistor	R <sub>GE</sub>	-	T <sub>J</sub> = -40°C to 150°C	10	20	26	kΩ
ON CHARACTERISTICS (Note 2.)			-				
Gate Threshold Voltage	V <sub>GE(th)</sub>	GE(th)	T <sub>J</sub> = 25°C	1.4	1.7	2.0	VDC
		I <sub>C</sub> = 1.0 mA, V <sub>GE</sub> = V <sub>CE</sub>	T <sub>J</sub> = 150°C	0.75	1.1	1.4	1
		*GE = *CE	T <sub>J</sub> = -40°C	1.6	1.9	2.1*	1
Threshold Temperature Coefficient (Negative)		-	-	_	4.4	-	mV/°C

<sup>1.</sup> When surface mounted to an FR4 board using the minimum recommended pad size.

<sup>2.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu\text{S},$  Duty Cycle  $\leq$  2%.

<sup>\*</sup>Maximum Value of Characteristic across Temperature Range.

## **ELECTRICAL CHARACTERISTICS (continued)**

Characteristic	Symbol	Test Conditions	Temperature	Min	Тур	Max	Unit
ON CHARACTERISTICS (continued	(Note 3.)						
Collector-to-Emitter On-Voltage	VCE(on)		T <sub>J</sub> = 25°C	1.0	1.25	1.6	V <sub>DC</sub>
		I <sub>C</sub> = 6.0 A, V <sub>GF</sub> = 4.0 V	T <sub>J</sub> = 150°C	8.0	1.05	1.4	
		I I I I I I I I I I I I I I I I I I I	T <sub>J</sub> = -40°C	1.15	1.4	1.75*	
			T <sub>J</sub> = 25°C	1.2	1.5	1.8	
		I <sub>C</sub> = 10 A, V <sub>GE</sub> = 4.0 V	T <sub>J</sub> = 150°C	1.0	1.3	1.6	
		JOE	T <sub>J</sub> = -40°C	1.3	1.6	1.9*	
			T <sub>J</sub> = 25°C	1.5	1.75	2.1	
		I <sub>C</sub> = 15 A, V <sub>GE</sub> = 4.0 V	T <sub>J</sub> = 150°C	1.35	1.65	1.95	
		JOE	T <sub>J</sub> = -40°C	1.5	1.8	2.1*	
			T <sub>J</sub> = 25°C	1.7	2.0	2.3	
		I <sub>C</sub> = 20 A, V <sub>GE</sub> = 4.0 V	T <sub>J</sub> = 150°C	1.6	1.9	2.2	
		VGE = 1.0 V	T <sub>J</sub> = -40°C	1.7	2.0	2.3*	
			T <sub>J</sub> = 25°C	2.0	2.25	2.6	
		I <sub>C</sub> = 25 A, V <sub>GF</sub> = 4.0 V	T <sub>J</sub> = 150°C	2.0	2.3	2.7*	
		I I I I I I I I I I I I I I I I I I I	T <sub>J</sub> = -40°C	2.0	2.2	2.6	
Collector-to-Emitter On-Voltage	VCE(on)	IC = 10 A, VGE = 4.5 V	T <sub>J</sub> = 150°C	-	1.3	1.8	$V_{DC}$
Forward Transconductance	gfs	V <sub>CE</sub> = 5.0 V, I <sub>C</sub> = 6.0 A	$T_J = -40^{\circ}C$ to $150^{\circ}C$	8.0	15	25	Mhos
DYNAMIC CHARACTERISTICS							
Input Capacitance	C <sub>ISS</sub>			-	1500	1800	pF
Output Capacitance	C <sub>OSS</sub>	V <sub>CC</sub> = 25 V, V <sub>GE</sub> = 0 V f = 1.0 MHz	T <sub>J</sub> = -40°C to 150°C	-	130	160	
Transfer Capacitance	C <sub>RSS</sub>	1 = 1.0 WH2	100 0	-	6.0	8.0	
SWITCHING CHARACTERISTICS (N	lote 3.)				-		
Turn-Off Delay Time (Inductive)	td(off)	V <sub>CC</sub> = 300 V, I <sub>C</sub> = 10 A	T <sub>J</sub> = 25°C	-	5.0	10	μSec
		$R_G = 1.0 \text{ k}\Omega, L = 300 \mu\text{H}$	T <sub>J</sub> = 150°C	-	6.0	10	
Fall Time (Inductive)	t <sub>f</sub>	V <sub>CC</sub> = 300 V, I <sub>C</sub> = 10 A	T <sub>J</sub> = 25°C	-	6.0	10	
		$R_G = 1.0 \text{ k}\Omega, L = 300 \mu\text{H}$	T <sub>J</sub> = 150°C	-	11	15*	
Turn–Off Delay Time (Resistive)	td(off)	V <sub>CC</sub> = 300 V, I <sub>C</sub> = 6.5 A	T <sub>J</sub> = 25°C	-	6.0	10	μSec
		$R_G = 1.0 \text{ k}\Omega, R_L = 46 \Omega$	T <sub>J</sub> = 150°C	-	7.0	10	
Fall Time (Resistive)	t <sub>f</sub>	V <sub>CC</sub> = 300 V, I <sub>C</sub> = 6.5 A	T <sub>J</sub> = 25°C	_	12	20	
		$R_G = 1.0 \text{ k}\Omega, R_L = 46 \Omega$	T <sub>J</sub> = 150°C	-	18	22*	
Turn-On Delay Time	Turn-On Delay Time t <sub>d(on)</sub> V <sub>CC</sub>	V <sub>CC</sub> = 10 V, I <sub>C</sub> = 6.5 A	T <sub>J</sub> = 25°C	_	1.5	2.0	μSec
		$R_G = 1.0 \text{ k}\Omega, R_L = 1.5 \Omega$	T <sub>J</sub> = 150°C	_	1.5	2.0	
Rise Time $t_{\Gamma} \qquad V_{CC} = 10 \text{ V, } I_{C} = 6.5 \text{ A} \\ R_{G} = 1.0 \text{ k}\Omega, R_{L} = 1.5 \Omega$	tŗ		T <sub>J</sub> = 25°C	_	4.0	6.0	
	T <sub>J</sub> = 150°C	_	5.0	6.0			

<sup>3.</sup> Pulse Test: Pulse Width  $\leq$  300  $\mu$ S, Duty Cycle  $\leq$  2%.

<sup>\*</sup>Maximum Value of Characteristic across Temperature Range.

## TYPICAL ELECTRICAL CHARACTERISTICS (unless otherwise noted)




Figure 1. Output Characteristics




Figure 2. Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. Collector-to-Emitter Saturation Voltage vs. Junction Temperature




Figure 5. Capacitance Variation




Figure 6. Threshold Voltage vs. Temperature




Figure 7. Switching Speed vs. Case Temperature




Figure 8. Switching Speed vs. Collector Current




Figure 9. Minimum Open Secondary Latch
Current vs. Inductor




Figure 10. Minimum Open Secondary Latch Current vs. Temperature




Figure 11. Typical Open Secondary Latch vs. Inductor




Figure 12. Typical Open Secondary Latch vs. Temperature




Figure 13. Transient Thermal Resistance (Non-normalized Junction-to-Ambient mounted on fixture in Figure 14)




Figure 14. Test Fixture for Transient Thermal Curve (48 square inches of 1/8" thick aluminum)




Figure 15. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at T<sub>C</sub> = 25°C)




Figure 16. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 125^{\circ}C$ )




Figure 17. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at T<sub>C</sub> = 25°C)





Figure 18. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 125^{\circ}C$ )

## **PACKAGE DIMENSIONS**

#### **TO-220 THREE-LEAD** TO-220AB

CASE 221A-09 **ISSUE AA** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
7	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Ø	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
5	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

- STYLE 9:
  PIN 1. GATE
  2. COLLECTOR
  3. EMITTER
  4. COLLECTOR

## **PACKAGE DIMENSIONS**

D<sup>2</sup>PAK CASE 418B-03 ISSUE D



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1 1/	1.40

- STYLE 4:
  PIN 1. GATE
  2. COLLECTOR
  3. EMITTER
  4. COLLECTOR





are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.