

Z8®L Z86L81/85 Low-Power ROMless Microcomputer

Zilog

**NEW
1985**

Preliminary Product Specification

April 1985

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- Low-power standby option that retains contents of general-purpose registers.
- Single +5V power supply—all I/O pins TTL compatible.
- 8 MHz

GENERAL DESCRIPTION

The Z86L81 and Z86L85 are ROMless versions of the Z8 single-chip microcomputer. The Z86L85 has the power-down option implemented. These products differ only slightly and can be used interchangeably with proper system design to provide maximum flexibility in meeting price and delivery needs. The Z86L81/85 offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory, rather than a preprogrammed ROM, enables this Z8 microcomputer to be used in low-volume applications or where code flexibility is required.

The Z86L81/85 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data and/or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A₈-A₁₅.

Available address space can be doubled by programming bit 4 of Port 3 (P₃₄) to act as a data memory select output (DM). The two states of DM together with the 16 address outputs can define separate data and memory address spaces of up to 64K/62Kbytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 123 general-purpose registers, 16 control and status registers, and four I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z86L81/85 40-pin DIP and 44-pin Chip Carrier are illustrated in Figures 1 and 2.

Z86L81/85






Figure 1. Pin Functions

Figure 2a. 40-Pin DIP,
Pin AssignmentsFigure 2b. 44-Pin Chip Carrier
Pin Assignments

ARCHITECTURE


Z86L81/85 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86L81/85 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address spaces are available: program

memory, data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the Z86L81/85 block diagram.



*Z86L81 only
**Z86L85 only

Figure 3. Z86L81/85 Functional Block Diagram

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS.

CLOCK. Clock, Z86L85. Up to 8 MHz (TTL levels).

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P2₀-P2₇, P3₀-P3₇. I/O Port Lines (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).

P1₀-P1₇. Address/Data Port (bidirectional). Multiplexed address (A₀-A₇) and data (D₀-D₇) lines used to interface with program and data memory.

RESET. Reset (input, active Low). RESET initializes the Z86L81/85. After Reset, the device is in the extended memory mode. When RESET is deactivated, program execution begins from program location 000C_H.

R/W. Read/Write (output). R/W is Low when the Z86L81/85 is writing to external program or data memory.

Vmm. Z86L85. Register power backup must be maintained at 3.0 to 5.25V while V_{CC} is down.

XTAL1, XTAL2. Crystal 1, Crystal 2, Z86L81 only (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

ADDRESS SPACES

Program Memory. The Z86L81/85 addresses 64K/62K bytes of external program memory space (Figure 4).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location 000C_H after a reset.

Data Memory. The Z86L81/85 can address 64K bytes of external data memory. External data memory can be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 143-byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z86L81/85 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying

16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).




Figure 4. Z86L81/85 Program Memory Map

DECIMAL	HEX	IDENTIFIERS
255	FF	SPL
254	FE	SPH
253	FD	RP
252	FC	FLAGS
251	FB	IMR
250	FA	IRQ
249	F9	IPR
248	F8	P01M
247	F7	P3M
246	F6	P2M
245	F5	PRE0
244	F4	T0
243	F3	PRE1
242	F2	T1
241	F1	TMR
240	F0	SIO
NOT IMPLEMENTED		
127	7F	
GENERAL-PURPOSE REGISTERS		
4	04	P3
3	03	P2
2	02	P1
1	01	P0
0	00	P0

Figure 5. The Register File




Figure 6. The Register Pointer

SERIAL INPUT/OUTPUT

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second at 8 MHz.

The Z86L81/85 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is

enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 7. Serial Data Formats

COUNTER/TIMERS

The Z86L81/85 contains two 8-bit programmable counter/timers (T₀ and T₁), each driven by its own 6-bit programmable prescaler. The T₁ prescaler can be driven by internal or external clock sources; however, the T₀ prescaler is driven only by the internal clock.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T₀) or IRQ5 (T₁), is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass

mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (TOUT) through which T₀, T₁ or the internal clock can be output.

I/O PORTS

The Z86L81/85 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output, or address. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS-compatible memory interface. The operations of Port 1 are supported by the Address Strobe (AS) and Data Strobe (DS) lines, and by the Read/Write (R/W) and Data Memory (DM) control lines. The low-order program and data memory addresses (A₀-A₇) are output through Port 1 (Figure 8) and are multiplexed with data in/out (D₀-D₇). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

Both the Z86L81 and Z86L85 wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address line are required, additional lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can be configured to supply address bits A_8-A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8-A_{15} for 64K byte addressing.

Port 0 can be programmed as a nibble I/O port or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines P_{32} and P_{35} are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P_{04}-P_{07}$.

For external memory references, Port 0 can provide address bits A_8-A_{11} (lower nibble) or A_8-A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines float after reset; their logic state is unknown until the execution of an initialization routine that configures Port 0.

Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the Port 0 address lines to a known state (Figure 10). The proper port initialization sequence is:

1. Write initial address (A_8-A_{15}) of initialization routine to Port 0 address lines.
2. Configure Port 0 Mode register to output A_8-A_{15} (or A_8-A_{11}).

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z86L81 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.




Figure 8. Port 1




Figure 9. Port 0

The following example illustrates the manner in which an initialization routine can be mapped in a system with 4K of memory.

Example. In Figure 10, the initialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pulldown resistors. The resistor value must be large enough to allow the Port 0 output driver to pull the line to a logic 1. Generally, pulldown resistors are incompatible with TTL loads. If Port 0 drives into TTL input loads ($I_{LOW} = 1.6 \text{ mA}$) the external resistors should be tied to V_{CC} and the initialization routine put in address space $FF00_H-FFFF_H$.




Figure 10. Port 0 Address Lines Tied to Logic 0

9984043 ZILOG INC

Port 2 bits can be programmed independently as input or output (Figure 11). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Port 0, Port 2 can also be placed under handshake control. In this configuration, Port 3 lines P₃₁ and P₃₆ are used as the handshake controls lines DAV₂ and RDY₂. The handshake signal assignment for Port 3 lines P₃₁ and P₃₆ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 11. Port 2

Port 3 lines can be configured as I/O or control lines (Figure 12). In either case, the direction of the eight lines is fixed as four input (P₃₀-P₃₃) and four output (P₃₄-P₃₇). For serial I/O, lines P₃₀ and P₃₇ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (DM).




Figure 12. Port 3

Z86L81/85

INTERRUPTS

The Z86L81/85 allows six different interrupts from eight sources: the four Port 3 lines P₃₀-P₃₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent

interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. In the Z86L81/85, this memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z86L81/85 takes 26 system clock cycles to enter an interrupt subroutine.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

CLOCK

Z86L81

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel-resonant

- Fundamental type
- Series resistance, $R_s \leq 100\Omega$
- 8 MHz maximum

Z86L85

The Z86L85 has one pin for external oscillator input.

POWER DOWN STANDBY OPTION

The low-power standby mode allows power to be removed from the Z86L85 without losing the contents of the 124 general-purpose registers. This mode is available only to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 13 shows the recommended circuit for a battery back-up supply system.




Figure 13. Recommended Driver Circuit for Power-Down Operation of Z86L85

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working register pair address
Irr	Indirect working register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working register address
r	Working register address only
IR	Indirect-register or indirect working register address
Ir	Indirect working register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack pointer (control registers 254-255)
PC	Program counter
FLAGS	Flag register (control register 252)
RP	Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " \leftarrow ". For example,

$$dst \leftarrow dst + src$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

$$dst(7)$$

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Cleared to zero
1	Set to one
*	Set or cleared according to operation
—	Unaffected
X	Undefined

9984043 ZILOG INC
CONDITION CODES

72C 05223 D

T-49-19-59

Value	Mnemonic	Meaning	Flags Set
1000		Always true	—
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 0
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	—

58/187987

INSTRUCTION FORMATS







Figure 14. Instruction Formats

INSTRUCTION SUMMARY

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
ADC dst,src dst ← dst + src + C	(Note 1)		1□	*	*	*	*	0	*	
ADD dst,src dst ← dst + src	(Note 1)		0□	*	*	*	*	0	*	
AND dst,src dst ← dst AND src	(Note 1)		5□	—	*	*	0	—	—	
CALL dst SP ← SP - 2 @SP ← PC; PC ← dst	DA		D6	—	—	—	—	—	—	
	IRR		D4							
CCF C ← NOT C			EF	*	—	—	—	—	—	
CLR dst dst ← 0	R		B0	—	—	—	—	—	—	
	IR		B1							
COM dst dst ← NOT dst	R		60	—	*	*	0	—	—	
	IR		61							
CP dst,src dst - src	(Note 1)		A□	*	*	*	*	—	—	
DA dst dst ← DA dst	R		40	*	*	*	X	—	—	
	IR		41							
DEC dst dst ← dst - 1	R		00	—	*	*	*	—	—	
	IR		01							
DECW dst dst ← dst - 1	RR		80	—	*	*	*	—	—	
	IR		81							
DI IMR (7) ← 0			8F	—	—	—	—	—	—	
DJNZ r,dst r ← r - 1 if r ≠ 0 PC ← PC + dst Range: +127, -128	RA		rA	—	—	—	—	—	—	
			r = 0 - F							
EI IMR (7) ← 1			9F	—	—	—	—	—	—	
INC dst dst ← dst + 1	r		rE	—	*	*	*	—	—	
			r = 0 - F							
	R		20							
	IR		21							
INCW dst dst ← dst + 1	RR		A0	—	*	*	*	—	—	
	IR		A1							
IRET FLAGS ← @SP; SP ← SP + 1 PC ← @SP; SP ← SP + 2; IMR (7) ← 1			BF	*	*	*	*	*	*	
JP cc,dst if cc is true PC ← dst	DA		cD	—	—	—	—	—	—	
			c = 0 - F							
	IRR		30							




Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
JR cc,dst if cc is true, PC ← PC + dst Range: +127, -128	RA		cB	—	—	—	—	—	—	
			c = 0 - F							
LD dst,src dst ← src	r	lm	rC	—	—	—	—	—	—	
	r	R	r8							
	R	r	r9							
			r = 0 - F							
	r	X	C7							
	X	r	D7							
	r	lr	E3							
	lr	r	F3							
	R	R	E4							
	R	IR	E5							
	R	IM	E6							
	IR	IM	E7							
	IR	R	F5							
LDC dst,src dst ← src	r	lrr	C2	—	—	—	—	—	—	
	lrr	r	D2							
LDCI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr	lrr	C3	—	—	—	—	—	—	
	lrr	lr	D3							
LDE dst,src dst ← src	r	lrr	82	—	—	—	—	—	—	
	lrr	r	92							
LDEI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr	lrr	83	—	—	—	—	—	—	
	lrr	lr	93							
NOP			FF	—	—	—	—	—	—	
OR dst,src dst ← dst OR src	(Note 1)		4□	—	*	*	0	—	—	
POP dst dst ← @SP; SP ← SP + 1	R		50	—	—	—	—	—	—	
	IR		51							
PUSH src SP ← SP - 1; @SP ← src	R		70	—	—	—	—	—	—	
	IR		71							
RCF C ← 0			CF	0	—	—	—	—	—	
RET PC ← @SP; SP ← SP + 2			AF	—	—	—	—	—	—	
RL dst		R	90	*	*	*	*	—	—	
	IR		91							
RLC dst		R	10	*	*	*	*	—	—	
	IR		11							
RR dst		R	E0	*	*	*	*	—	—	
	IR		E1							

9984043 ZILOG INC

72C 05225

T-49-19-59

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
RRC dst  R IR			C0 C1	*	*	*	*	—	—	
SBC dst,src dst ← dst ← src ← C		(Note 1)	3□	*	*	*	*	1	*	
SCF C ← 1			DF	1	—	—	—	—	—	
SRA dst  R IR			D0 D1	*	*	*	0	—	—	
SRP src RP ← src		Im	31	—	—	—	—	—	—	
SUB dst,src dst ← dst ← src		(Note 1)	2□	*	*	*	*	1	*	
SWAP dst  R IR			F0 F1	X	*	*	X	—	—	
TCM dst,src (NOT dst) AND src		(Note 1)	6□	—	*	*	0	—	—	
TM dst,src dst AND src		(Note 1)	7□	—	*	*	0	—	—	

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
XOR dst,src dst ← dst XOR src		(Note 1)	B□	—	*	*	0	—	—	

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr Mode		Lower Opcode Nibble
dst	src	
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7

Z80181/85

9984043 ZILOG INC REGISTERS

72C 05226

T-49-19-59

R240 SIO Serial I/O Register (F0H; Read/Write)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

SERIAL DATA (D₇ = LSB)

R244 TO Counter/Timer 0 Register (F4H; Read/Write)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

T₀ INITIAL VALUE (WHEN WRITTEN)
(RANGE: 1-255 DECIMAL 01-00 HEX)
T₀ CURRENT VALUE (WHEN READ)

R241 TMR Time Mode Register (F1H; Read/Write)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

T_{OUT} MODES
NOT USED = 00
T₀ OUT = 01
T₁ OUT = 10
INTERNAL CLOCK OUT = 11

T_{IN} MODES
EXTERNAL CLOCK INPUT = 00
GATE INPUT = 01
TRIGGER INPUT = 10
(NON-RETRIGGERABLE)
TRIGGER INPUT = 11
(RETRIGGERABLE)

0 = NO FUNCTION
1 = LOAD T₀
0 = DISABLE T₀ COUNT
1 = ENABLE T₀ COUNT
0 = NO FUNCTION
1 = LOAD T₁
0 = DISABLE T₁ COUNT
1 = ENABLE T₁ COUNT

R245 PRE0 Prescaler 0 Register (F5H; Write Only)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

COUNT MODE
0 = T₀ SINGLE-PASS
1 = T₀ MODULO-N

RESERVED (MUST BE 0)

PRESCALER MODULO
(RANGE: 1-64 DECIMAL
01-00 HEX)

R242 T1 Counter Timer 1 Register (F2H; Read/Write)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

T₁ INITIAL VALUE (WHEN WRITTEN)
(RANGE: 1-255 DECIMAL 01-00 HEX)
T₁ CURRENT VALUE (WHEN READ)

R246 P2M Port 2 Mode Register (F6H; Write Only)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

P2₇-P2₀ I/O DEFINITION
0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R243 PRE1 Prescaler 1 Register (F3H; Write Only)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

COUNT MODE
1 = T₁ MODULO-N
0 = T₁ SINGLE-PASS

CLOCK SOURCE
1 = T₁ INTERNAL
0 = T₁ EXTERNAL
TIMING INPUT
(T_{IN}) MODE

PRESCALER MODULO
(RANGE: 1-64 DECIMAL
01-00 HEX)

R247 P3M Port 3 Mode Register (F7H; Write Only)

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

0 PORT 2 PULL-UPS OPEN DRAIN
1 PORT 2 PULL-UPS ACTIVE

RESERVED (MUST BE 0)

0 P3₂ = INPUT P3₂ = OUTPUT
1 P3₂ = DAV2/RDY2 P3₂ = RDY2/DAV2

0 0 P3₃ = INPUT P3₃ = OUTPUT
0 1 P3₃ = INPUT P3₃ = DAV2

1 0 RESERVED
1 1 RESERVED

0 P3₄ = INPUT (T_{IN}) P3₄ = OUTPUT (T_{OUT})
1 P3₄ = DAV2/RDY2 P3₄ = RDY2/DAV2

0 P3₅ = INPUT P3₅ = OUTPUT
1 P3₅ = SERIAL IN P3₅ = SERIAL OUT

0 PARITY OFF
1 PARITY ON

Figure 15. Control Registers


9984043 ZILOG INC

72C 05227 D


T-49-19-59

REGISTERS (Continued)


R248 P01M **Port 0 Register** (F8H; Write Only)




R252 FLAGS **Flag Register** (FCH; Read/Write)




R249 IPR **Interrupt Priority Register** (F9H; Write Only)




R253 RP **Register Pointer** (FDH; Read/Write)




R250 IRQ **Interrupt Request Register** (FAH; Read/Write)



R254 SPH **Stack Pointer** (FEH; Read/Write)



R251 IMR **Interrupt Mask Register** (FBH; Read/Write)



R255 SPL **Stack Pointer** (FFH; Read/Write)





Figure 15. Control Registers (Continued)

286181/85

Z86L81/85 OPCODE MAP

		Lower Nibble (Hex)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Upper Nibble (Hex)	0	6,5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD r ₁ ,r ₂	6,5 ADD r ₁ ,r ₂	10,5 ADD R ₂ ,R ₁	10,5 ADD IR ₂ ,R ₁	10,5 ADD R ₁ ,IM	10,5 ADD IR ₁ ,IM	6,5 LD r ₁ ,R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNZ r ₁ ,RA	12/10,0 JR cc,RA	6,5 LD r ₁ ,IM	12/10,0 JP cc,DA	6,5 INC r ₁		
	1	6,5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r ₁ ,r ₂	6,5 ADC r ₁ ,r ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM									
	2	6,5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ ,r ₂	6,5 SUB r ₁ ,r ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM									
	3	8,0 JP IRR ₁	6,1 SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ ,r ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM									
	4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r ₁ ,r ₂	6,5 OR r ₁ ,r ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM									
	5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,r ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM									
	6	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,r ₂	10,5 TCM R ₂ ,R ₁	10,5 TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM									
	7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r ₁ ,r ₂	6,5 TM r ₁ ,r ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM									
	8	10,5 DECW RR ₁	10,5 DECW IR ₁	12,0 LDE r ₁ ,r ₂	18,0 LDEI r ₁ ,r ₂													6,1 DI
	9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r ₂ ,r ₁	18,0 LDEI r ₂ ,r ₁													6,1 EI
	A	10,5 INCW RR ₁	10,5 INCW IR ₁	6,5 CP r ₁ ,r ₂	6,5 CP r ₁ ,r ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ ,IM									14,0 RET
	B	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ ,r ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10,5 XOR R ₁ ,IM	10,5 XOR IR ₁ ,IM									16,0 IRET
	C	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,r ₂	18,0 LDCI r ₁ ,r ₂					10,5 LD r ₁ ,x,R ₂								6,5 RCF
	D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,r ₁	18,0 LDCI r ₂ ,r ₁	20,0 CALL* IRR ₁		20,0 CALL DA	10,5 LD r ₂ ,x,R ₁									6,5 SCF
	E	6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,r ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ ,IM	10,5 LD IR ₁ ,IM									6,5 CCF
	F	8,5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD r ₁ ,r ₂		10,5 LD R ₂ ,R ₁											6,0 NOP
		2				3				2				3			1	
		Bytes per Instruction																



Legend:

R = 8-bit address
r = 4-bit address
R₁ or r₁ = Dst address
R₂ or r₂ = Src address

Sequence:

Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

9984043 ZILOG INC

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins* with respect to GND -0.3V to +7.0V
 Operating Ambient Temperature See Ordering Information
 Storage Temperature -65°C to +150°C

*Except RESET

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above these indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.75V \leq V_{CC} \leq +5.25V$
- $GND = 0V$
- $0^\circ C \leq T_A \leq +70^\circ C$ for S (Standard temperature)




Figure 16. Test Load 1




Figure 17a. Z86L81 External Clock Interface Circuit




Figure 17b. Z86L85 External Clock Interface Circuit

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Test Condition
V_{CH}	Clock Input High Voltage	3.8	V_{CC}	V	Driven by External Clock Generator
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
V_{IH}	Input High Voltage	2.0	V_{CC}	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	V_{CC}	V	
V_{RL}	Reset Input Low Voltage	-0.3	0.8	V	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 mA$
I_{IL}	Input Leakage	-10	10	μA	$0V \leq V_{IN} \leq +5.25V$
I_{OL}	Output Leakage	-10	10	μA	$0V \leq V_{IN} \leq +5.25V$
I_{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
I_{CC}	V_{CC} Supply Current		90	mA	8 MHz Clock (86L81/85-8L)
I_{MM}	V_{MM} Supply Current		10	mA	Power Down Mode (Z86L85 only)
V_{MM}	Backup Supply Voltage	3	V_{CC}	V	Power Down (Z86L85 only)

9984043 ZILOG INC

72C 05230

T-49-19-59

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing




Figure 18. External I/O or Memory Read/Write Timing

Number	Symbol	Parameter	Z86L81/85-8L		Notes††°
			Min	Max	
1	TdA(AS)	Address Valid to \overline{AS} ↑ Delay	50		1,2
2	TdAS(A)	\overline{AS} ↑ to Address Float Delay	70		1,2
3	TdAS(DR)	\overline{AS} ↑ to Read Data Required Valid		360	1,2,3
4	TwAS	\overline{AS} Low Width	80		1,2
5	TdAZ(DS)	Address Float to \overline{DS} ↓	0		1,2,3
6	TwDSR	\overline{DS} (Read) Low Width	250		1,2,3
7	TwDSW	\overline{DS} (Write) Low Width	160		1,2,3
8	TdDSR(DR)	\overline{DS} ↓ to Read Data Required Valid		200	1,2,3
9	ThDR(DS)	Read Data to \overline{DS} ↑ Hold Time	0		
10	TdDS(A)	\overline{DS} ↑ to Address Active Delay	70		1,2
11	TdDS(AS)	\overline{DS} ↑ to \overline{AS} ↓ Delay	70		1,2
12	TdR/W(AS)	R/W Valid to \overline{AS} ↑ Delay	50		1,2
13	TdDS(R/W)	\overline{DS} ↑ to R/W Not Valid	60		1,2
14	TdDW(DSW)	Write Data Valid to \overline{DS} (Write) ↑ Delay	50		1,2
15	TdDS(DW)	\overline{DS} ↑ to Write Data Not Valid Delay	70		1,2
16	TdA(DR)	Address Valid to Read Data Required Valid		410	1,2,3
17	TdAS(DS)	\overline{AS} ↑ to \overline{DS} ↓ Delay	80		1,2

NOTES:

1. Timing numbers given are for minimum T_{PC}.
2. Also see clock cycle time dependent characteristics table.
3. When using extended memory timing add 2 T_{PC}.

‡ All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

* All units in nanoseconds (ns).

† Timings are preliminary and subject to change.

° Test Load 1

9984043 ZILOG INC

72C 05231

D

T-49-19-59

AC CHARACTERISTICS

Additional Timing Table




Figure 19. Additional Timing

Number	Symbol	Parameter	Z86L81/85-8L		Notes*†
			Min	Max	
1	TpC	Input Clock Period	125	1000	1
2	TrC, TtC	Clock Input Rise and Fall Times		25	1
3	TwC	Input Clock Width	37		1
4	TwTinL	Timer Input Low Width	100		2
5	TwTinH	Timer Input High Width	3TpC		2
6	TpTin	Timer Input Period	8TpC		2
7	TrTin, TtTin	Timer Input Rise and Fall Times		100	2
8	TwIL	Interrupt Request Input Low Time	100		2,3
			3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		2,3

NOTES:

1. Clock timing references use 3.6V for a logic "1" and 0.8V for a logic "0".

2. Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3, P3₁-P3₃.4. Interrupt request via Port 3, P3₀.

* All units in nanoseconds (ns).

† Timings are preliminary and subject to change.

Z86L81/85

9984043 ZILOG INC
AC CHARACTERISTICS
Handshake Timing




Figure 20a. Input Handshake Timing




Figure 20b. Output Handshake Timing

			Z86L81/85-8L		Notes††*
Number	Symbol	Parameter	Min	Max	
1	TsDI(DAV)	Data In Setup Time	0		
2	ThDI(DAV)	Data In Hold Time	230		
3	TwDAV	Data Available Width	175		
4	TdDAVIf(RDY)	$\overline{\text{DAV}} \downarrow$ Input to RDY \downarrow Delay		175	1,2
5	TdDAVOIf(RDY)	$\overline{\text{DAV}} \downarrow$ Output to RDY \downarrow Delay	0		1,3
6	TdDAVIr(RDY)	$\overline{\text{DAV}} \uparrow$ Input to RDY \uparrow Delay		175	1,2
7	TdDAVOIr(RDY)	$\overline{\text{DAV}} \uparrow$ Output to RDY \uparrow Delay	0		1,3
8	TdDO(DAV)	Data Out to $\overline{\text{DAV}} \downarrow$ Delay	50		1
9	TdRDY(DAV)	Rdy \downarrow Input to $\overline{\text{DAV}} \uparrow$ Delay	0	200	1

NOTES:

1. Test load 1
2. Input handshake
3. Output handshake

‡ All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
* All units in nanoseconds (ns).
† Timings are preliminary and subject to change.

9984043 ZILOG INC

72C 05233

D

T-49-19-59

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

Z86L81/85-8L			Z86L81/85-8L		
8 MHz			8 MHz		
Number	Symbol	Equation	Number	Symbol	Equation
1	TdA(AS)	TpC-75	13	TdDS(R/W)	TpC-65
2	TdAS(A)	TpC-55	14	TdDW(DSW)	TpC-75
3	TdAS(DR)	4TpC-140*	15	TdDS(DW)	TpC-55
4	TwAS	TpC-45	16	TdA(DR)	5TpC-215*
6	TwDSR	3TpC-125*	17	TdAS(DS)	TpC-45
7	TwDSW	2TpC-90*			
8	TdDSR(DR)	3TpC-175*			
10	Td(DS)A	TpC-55			
11	TdDS(AS)	TpC-55			
12	TdR/W(AS)	TpC-75			

*Add 2TpC when using extended memory timing

ORDERING INFORMATION**Z8 Low Power ROMless MCU, 8.0 MHz****40-pin DIP**

Z86L81 PS

Z86L81 CS

44-pin PCC

Z86L81 VS†

Z8 Low Power-Down ROMless MCU, 8.0 MHz**40-pin DIP**

Z86L85 PS

Z86L85 CS

44-pin LCC

Z86L85 VS†

Codes

First letter is for package; second letter is for temperature.

C = Ceramic DIP

P = Plastic DIP

L = Ceramic LCC

V = Plastic PCC

R = Protopack

T = Low Profile Protopack

DIP = Dual-In-Line Package

LCC = Leadless Chip Carrier

PCC = Plastic Chip Carrier (Leaded)

TEMPERATURE

S = 0°C to +70°C

E = -40°C to +85°C

M* = -55°C to +125°C

FLOW

B = 883 Class B

*For Military Orders, contact your local Zilog Sales Office for Military Electrical Specifications.

†Available soon.

Z86L81/85