



PAL10/10016P4-2 (DIP Only) 2 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016P4-2 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semiconductor's ASPECT (Advanced Single Poly Emitter Coupled Technology) process with a newly developed tungsten fuse technology to provide the highest-speed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products.

The PAL10/10016P4-2 logic array has a total of 16 complementary input pairs, 32 product terms and 4 programmable polarity output functions. Each output function is the OR-sum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state as defined by the equation for that


product term. Each output function is provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by industry standard TTL PLD programmers. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.

Features

- Highest speed: $t_{PD} = 2.5$ ns max
- Programmable replacement for ECL logic
- Both 100K and 10 KH I/O compatible versions
- Four output functions with programmable polarity
- Improved programmability tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully Supported by OPAL™ and OPALjr development software
- Commercial and Military ranges

Block Diagram PAL10/10016P4-2



TL/L/10711-1

$V_{EE} = 12$, $V_{CC} = 24$, $V_{CC0} (5, 7) = 6$

$V_{CC0} (18, 20) = 19$

Pinout applies to 24-pin DIP

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
C _{ZAP} =	100 pF
R _{ZAP} =	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions for Commercial Range

Symbol	Parameter		Min	Typ	Max	Units
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	

Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions		T _A	Min	Max	Units
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C + 25°C + 75°C	- 1170 - 1130 - 1070	- 840 - 810 - 735	mV
			100K	0°C to + 85°C	- 1165	- 880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C + 25°C + 75°C	- 1950 - 1950 - 1950	- 1480 - 1480 - 1450	mV
			100K	0°C to + 85°C	- 1810	- 1475	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C + 25°C + 75°C	- 1020 - 980 - 920	- 840 - 810 - 735	mV
			100K	0°C to + 85°C	- 1025	- 880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C + 25°C + 75°C	- 1950 - 1950 - 1950	- 1630 - 1630 - 1600	mV
			100K	0°C to + 85°C	- 1810	- 1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 KH	0°C to + 75°C		220	μA
			100K	0°C to + 85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	10 KH	0°C to + 75°C	0.5		μA
			100K	0°C to + 85°C			
I _{EE}	Supply Current	V _{EE} = Min. All Inputs and Outputs Open	10 KH	0°C to + 75°C	- 220		mA
			100K	0°C to + 85°C			

Note: Operating temperatures for circuits in N and J packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Commercial		Units
			Min	Max	
t_{PD}	Input to Output	Measured at Threshold Points (Note 1)		2.5	ns
t_r	Output Rise Time	Measured between 20% and 80% points	0.25	1.25	ns
t_f	Output Fall Time		0.25	1.25	ns

Note 1: All AC Measurements are to be made from Threshold Point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$

$$\text{Threshold} = \frac{V_{IHMin} + V_{ILMax}}{2}$$


Part	Temp	V_{IHMin}	V_{ILMax}	Threshold	V_{IH}	V_{IL}
10 kH	-55°C	-1250	-1480	-1365	-965	-1765
10 kH	0°C	-1170	-1480	-1325	-925	-1725
10 kH	25°C	-1130	-1480	-1300	-900	-1700
10 kH	75°C	-1070	-1450	-1260	-860	-1660
10 kH	125°C	-1000	-1420	-1210	-810	-1610
100k	All	-1165	-1475	-1300	-900	-1700

Timing Measurements




TL/L/10711-2

Test Load



TL/L/10711-3

Connection Diagram



TL/L/10711-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.


Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL


products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The OPAL software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. OPAL software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016P4-2 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Ordering Information



Logic Diagram—PAL1016P4-2/PAL10016P4-2



JEDEC logic array cell number = product line first cell number + input line number

TL/L/10711-5