LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVEI
A	Add three vendors, 18324, 1FN41, and 66579. Add device types 04, 05, 06, and 07. Add margin test method C. Update vendor's PIN. Change code ident. no. to 67268. Editorial changes throughout.	87-12-17	M. A. Frye
В	Add device type 08 with vendors CAGE 1FN41 and CAGE 66579. Added time temperature regression equation for unbiased bake. Removed vendor CAGE 66302. Made technical changes to table I, 4.2 back end margin test method step 3, 4.3.1 step C, table II and table III. Editorial changes throughout. Added vendor's PIN from XMB/883 to either LM/883 for the appropriate device types. Deleted the top CE waveform on figure 6. This was incorrect for this device.	89-01-01	M. A. Frye
С	Added vendor CAGE number 34335 to the drawing as a source of supply for device types 01 through 07. Add vendor CAGE number 66579 to device types 01 through 04, also add vendor CAGE number 01295 to devices 04XX and 05XX. Add test condition A to 4.2 and 4.3.2. Add margin test method E for vendor CAGE number 34335. Change to vendor similar PIN for vendor CAGE numbers 1FN41 and 665779. Change to figure 3, margin test method C for vendor CAGE 01295 and change to programming waveforms. Change to 4.5. Editorial changes throughout. Add case outline Z for vendor CAGE number 1FN41.	90-12-05	M. A. Frye
D	Changes in accordance with NOR 5962-R130-92.	92-01-30	M. A. Frye
E	Add case outline U. Add device types 09 and 10. Remove vendor 27014 from drawing. Editorial changes throughout.	93-10-15	M. A. Frye

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

CURRENT	CAGI	3 CC	DE	6726	8														
REV																	_		
SHEET																			
REV	E	E	Е	E	E														
SHEET	14	15	16	17	18														
REV STATU	-			RE	V		E	E	Ε	E	Ε	E	E	E	E	E	E	E	E
OF SHEETS	S			SH	SHEET 1 2 3			4	5	6	7	8	9	10	11	12	13		
PMIC N/A				PREPARED BY James E. Jamison				DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444											
	ITAF	RY	1							MIG	CROC				-	-		TAL,	
DRAWING  APPROVED BY  Michael A. Frye					MICROCIRCUITS, MEMORY, DIGITAL, CMOS, 262,144-BIT UV ERASABLE PROM, MONOLITHIC SILICON														
AND AGEN	CIES C	F THE		DRAW	ING AF														
					87-02-12			SIZ	E		COL	_		596	52-8	6063			
AMSC N/A				REVI	REVISION LEVEL			A		1	493	3	<u> </u>	<del> </del>			·		
										<b>SH</b>	EET		1		OF			18	
FOR USE BY A AND AGEN	APPROVED BY Michael A. Frye DEPARTMENT OF DEFENSE  APPROVED BY Michael A. Frye DRAWING APPROVAL DATE 87-02-12				SIZ	E	CAGE	COL 493	Œ		590	52-8							

DESC FORM 193-1

JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E384-93

#### 1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit	Access time
01	(see 6.6)	32K x 8-bit UV EPROM	200 ns
02	(see 6.6)	32K x 8-bit UV EPROM	250 ns
03	(see 6.6)	32K x 8-bit UV EPROM	300 ns
04	(see 6.6)	32K x 8-bit UV EPROM	170 ns
05	(see 6.6)	32K x 8-bit UV EPROM	150 ns
06	(see 6.6)	32K x 8-bit UV EPROM	120 ns
07	(see 6.6)	32K x 8-bit UV EPROM	90 ns
08	(see 6.6)	32K x 8-bit UV EPROM	70 ns
09	(see 6.6)	32K x 8-bit UV EPROM	55 ns
10	(see 6.6)	32K x 8-bit UV EPROM	45 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive</u> designator	Terminals	Package style
X	GDIP1-T28 or CDIP2-T28	28	Dual-in-line <u>1</u> /
Y	cqcc1-N32	32	Dual-in-line <u>1</u> /
Z	See figure 1	32	J-lead chip carrier <u>1</u> /
U	CDIP3-T28 or GDIP4-T28	28	Dual-in-line <u>1</u> /

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Case operating temperature (T<sub>C</sub>) - - - - - - - - - - - - - - -55°C to +125°C Supply voltage (V<sub>CC</sub>)- - - - - - - - - - - - - - - - +4.5 V dc to +5.5 V dc

1/ Lid shall be transparent to permit ultraviolet light erasure.

 $\underline{2}/$  Must withstand the added PD due to short circuit test; e.g.,  $I_{OS}$ .

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 2

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and bulletin. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

#### **SPECIFICATION**

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

#### **STANDARDS**

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.2 Block diagram. The block diagram shall be as specified on figure 3.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 4.
- 3.2.3.1 Unprogrammed or erased devices. The truth table for unprogrammed devices shall be as specified on figure 4.
- 3.2.3.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.
- 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein and figure 1.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical test for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 3

DESC FORM 193A

JUL 91

- 3.6.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.6.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.6.3 <u>Verification of state of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and shall be removed from the lot.
- 3.7 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.8 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.9 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.10 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

5962-86063 SIZE **STANDARDIZED** MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET E

4

TABLE I. Electrical performance characteristics.

	<u> </u> 	Conditions			Li	mits	.
Test	Symbol	$-55^{\circ}$ C ≤ $T_C$ ≤ +125 $^{\circ}$ C 4.5 V dc ≤ $V_{CC}$ ≤ 5.5 V dc unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Input load current	ILI	V <sub>IN</sub> = 0 to 5.5 V	ALL	1, 2, 3		<u>+</u> 10	μΑ
Output leakage current	I <sub>LO</sub> 1/	V <sub>OUT</sub> = 0 to 5.5 V	ALL	1, 2, 3		<u>+</u> 10	μΑ
Operating current TTL inputs	I <sub>CC1</sub>	$ \overline{CE} = \overline{OE} = V_{IL} $ $ V_{PP} = V_{CC} $ $ O_{D-7} = 0 \text{ mA} $ $ f = \frac{1}{t_{ACC}} \text{ maximum} $	01-05 06 07 08 09	1, 2, 3		50 65 70 90 115 130	mA
Operating current CMOS inputs	I <sub>CC2</sub>	$ \overline{CE} = \overline{OE} = V_{IL} $ $ V_{PP} = V_{CC} $ $ O_{O-7} = O_{MA} $ $ f = \frac{1}{t_{ACC}} $ maximum	01,02, 03 04,05 06 07 08,09	1, 2, 3		40 55 60 90 100	mA
Standby current TTL inputs	I <sub>SB1</sub>	$\overline{CE} = V_{IH}$ $V_{CC} = 5.5 \text{ V, } f = \phi$	01-05 06,07, 08,09, 10	1, 2, 3		3 5 45	mA
Standby current CMOS inputs	I <sub>SB2</sub>	$\frac{\overline{CE}}{V_{CC}} = V_{IH}$ $V_{CC} = 5.5 \text{ V, f} = \phi$	01-07, 08,09, 10	1, 2, 3		300	<u> </u>   <u> </u>   <u> </u>
V <sub>PP</sub> read current	Ipp	V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V	All	1, 2, 3		200	μΑ
Input low voltage (TTL) (±10 percent supply)	v <sub>IL1</sub>	V <sub>PP</sub> = V <sub>CC</sub>	ALL	1, 2, 3	-0.1 <u>3</u> /	0.8	V
Input low voltage (CMOS)	V <sub>IL2</sub>	V <sub>PP</sub> = V <sub>CC</sub>	Ali	1, 2, 3	-0.2 3/	0.2	V
Input high voltage (TTL) (±10 percent supply)	V <sub>IH1</sub> 2/	V <sub>PP</sub> = V <sub>CC</sub>	ALL	1, 2, 3	2.0	V <sub>CC</sub> +1.0 3/	V
Input high voltage (CMOS)	v <sub>IH2</sub> <u>2</u> /	V <sub>PP</sub> = V <sub>CC</sub>	All	1, 2, 3	V <sub>CC</sub> -0.2	V <sub>CC</sub> +0.2	V

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 5

		Conditions			L	imits	
Test	Symbol	-55°C $\leq$ T <sub>C</sub> $\leq$ +125°C 4.5 V dc $\leq$ V <sub>CC</sub> $\leq$ 5.5 V dc unless otherwise specified	type	Group A subgroups	Min	Max	Unit
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 5.5 V	All	1, 2, 3		0.45	v
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	ALL	1, 2, 3	2.4	-100	V
Output short circuit current	Ios 3/4/		All	1, 2, 3		-100	mA
V <sub>PP</sub> read voltage	V <sub>PPR</sub>		ALL	1, 2, 3	V <sub>CC</sub>  -0.7	Vcc	V
Address to output delay	†ACC	CE = OE = V <sub>IL</sub> <u>5</u> / <u>6</u> /	01 02 03 04 05 06 07 08 09 10	9, 10, 11		200 250 300 170 150 120 90 70 55 45	ns
CE to output delay	tcE		01 02 03 04 05 06 07 08 09	9, 10, 11		200 250 300 170 150 120 90 70 55 45	ns
OE to output delay	t <sub>OE</sub>	CE = V <sub>IL</sub> <u>5</u> / <u>6</u> /	01 02 03 04,05 06,08 07 09	9, 10, 11		75 100 150 70 35 30 25 20	ns
OE high to output float	t <sub>DF</sub> 3/	CE = V <sub>IL</sub> <u>5</u> / <u>6</u> /	01 02 03 04,05 06,08 07 09	9, 10, 11	0	55 60 105 50 35 30 25 20	ns
See footnotes at end	d of table	÷.					
	LITARY	RDIZED DRAWING	SIZE A				5962-860
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			DEVI	SION I	EVEL	SHEET	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

		Conditions			<u>Limi</u>	ts	
Test	Symbol	-55°C ≤ T <sub>C</sub> ≤ +125°C 4.5 V dc ≤ V <sub>CC</sub> ≤ 5.5 V dc unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Output hold <u>from</u> <u>ad</u> dresses CE or OE (whichever occurred first)	t <sub>OH</sub> 3/	CE = OE = V <sub>IL</sub> <u>5</u> / <u>6</u> /	ALL	9, 10, 11	0		ns
Input capacitance	c <sub>IN</sub> 7/	V <sub>IN</sub> = 0 V  f = 1 MHz  See 4.3.1c	All	4		12	pF
Output capacitance	C <sub>OUT</sub> 7/	V <sub>OUT</sub> = 0 V   f = 1 MHz   See 4.3.1c	All	4		14	pF
Functional tests		See 4.3.1e	ALL	7,8A,8B			

- 1/ Connect all address inputs and  $\overline{\text{OE}}$  to  $V_{ ext{IH}}$  and measure  $I_{ ext{LO}}$  with the output under test connected to V<sub>OUŢ</sub>.
- 2/ Tests for all input and control pins.
- Guaranteed if not tested.
- $\overline{\underline{4}}$ /  $V_{PP}$  may be one diode drop below  $V_{CC}$ . It may be connected directly to  $V_{CC}$ . Also,  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and be removed simultaneously or after  $V_{PP}$ .
- See figures 5 and 6.
- 6/ Equivalent ac test conditions (actual load conditions vary by tester):

Output load: 1 TTL gate and  $C_L = 100 \text{ pF}$ .

Input rise and fall times  $\leq$  20 ns. Input pulse levels: 0.45 V and 2.4 V.

Timing measurement reference levels:

Inputs = 0.8 V and 2.0 V.


Outputs = 0.8 V and 2.0 V.

7/ All pins not being tested are to be grounded.

# 4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 7




Device types	01-	-10
Case outlines	х, и	Y, Z
Terminal number	Term symi	
2   3	A4   A3	NC VPP A12 A6 A5 A4 A3 A2 A0 O0 O1 O2 O1 O2 O4
20 21 21	CE A10	0 <sub>5</sub>  0 <sub>6</sub>  0 <sub>7</sub>
23 24	A11 A9	CE A10
25 26 27 28 29 30 31 31	A8 A13 A14 VCC 	OE  NC  A11  A9  A8  A13  A14  VCC

NC = no connection

FIGURE 2. <u>Terminal connections</u>.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 9




Mode	CE	OE	V <sub>PP</sub> <u>2</u> /	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	v <sub>CC</sub>	<sup>D</sup> OUT
Output disable	٧ <sub>IL</sub>	VIH	v <sub>cc</sub>	High Z
Standby	ν <sub>IH</sub>	x <u>1</u> /	v <sub>cc</sub>	High Z
Program	VIL	ν <sub>IH</sub>	V <sub>PP</sub> <u>2</u> /	D <sub>IN</sub>
Program verify	ν <sub>IH</sub>	٧ <sub>IL</sub>	V <sub>PP</sub> <u>2</u> /	<sup>D</sup> OUT
Program inhibit	ν <sub>IH</sub>	v <sub>IH</sub>	V <sub>PP</sub> <u>2</u> /	High Z

 $<sup>\</sup>underline{1}/~$  X can be either  $\text{V}_{\text{IL}}$  or  $\text{V}_{\text{IH}}.$ 

FIGURE 4. <u>Truth table</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 11

 $<sup>\</sup>underline{2}$ / For  $V_{pp}$  see 4.5.




JUL 91

AC TESTING INPUT, OUTPUT WAVEFORM



AC TESTING: INPUTS ARE DRIVEN AT 2.4 V FOR A LOGIC "1" AND 0.45 FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0 V FOR A LOGIC "1" AND 0.8 V FOR A LOGIC "0".

# AC WAVEFORMS



## NOTES:

- 1.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ACC}}$ .

FIGURE 6. Switching waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 13

# Margin test method A:

- (1) Program at +25°C with a greater than 95 percent pattern (example, diagonal "1's") (see 3.6.2).
- (2) Unbiased bake for 8 hours at +200°C or 24 hours at +170°C or 72 hours at +150°C.
- (3) Test at +95°C (see 3.6.3), including a margin test at  $V_m$  = +6 V and loose timing (i.e.,  $t_{ACC}$  = 1  $\mu$ s).
- (4) Erase (see 3.6.1).
- (5) Program at +25°C with a 50 percent pattern (example, checkerboard bar) (see 3.6.2). (Programmed with checkerboard at wafer sort).
- (6) Test at  $+125^{\circ}$ C (see 3.6.3).
- (7) Burn-in (see 4.2a).
- (8) Test at  $+125^{\circ}$ C (see 3.6.3).
- (9) Test at -55°C (see 3.6.3).
- (10) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (11) Verify erasure at +25°C (see 3.6.3).

Margin test method B: \* Steps 1 through 3 may be performed at wafer level. The maximum unbiased bake temperature should not exceed +200°C for packaged devices or +300°C for unassembled devices.

- \* (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2). The remaining cells shall provide a worst case speed pattern.
- \* (2) Bake,unbiased, for 72 hours at +140°C. or 72 hours at +225°C (unassembled devices only).
- \* (3) Perform a margin test using  $V_{\rm m}$  = +5.8 V at +25°C using loose timing (i.e.,  $t_{\rm ACC}$  = 1  $\mu$ s).
  - (4) Perform dynamic burn-in (see 4.2a).
  - (5) Margin at  $V_m = 5.8 \text{ V at } +25^{\circ}\text{C}$ .
  - (6) Perform electrical tests (see 4.2).
  - (7) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
  - (8) Verify erasure (see 3.6.3).

# Margin test method C:

### Wafer margin test method:

- (1) Program at +25°C with a greater than 95 percent pattern (example, all "O's").
- (2) Measure V<sub>CC</sub> maximum and store in die signature row.
- (3) Unbiased bake for 2 hours at +250°C.
- (4) Test at +25°C. Measure  $V_{CC}$  maximum and compare to  $V_{CC}$  maximum stored in die. Any die with a delta greater than 0.66 V constitutes a failure and is removed from the lot.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 14

Back end margin test method:

- (1) Program at +25°C with a greater than 95 percent pattern (example, all "0's") (see 3.6.2).
- (2a) Test at +25°C. (8.0 V >  $V_{CC}$  maximum range > 6.0 V). Measure and record  $V_{CC}$  maximum in signature row. Unbiased bake for 32 hours at +200°C or:
- (2b) Test at +25°C. (8.0 V >  $V_{CC}$  maximum range > 6.2 V). Measure and record  $V_{CC}$  maximum in signature row. Unbiased bake for 48 hours at +165°C.
- (3) The storage time may be modified by using other temperatures in accordance with the Arrehenius relationship:

$$A_{F} = e \qquad -\frac{E_{A}}{K} \left[ \frac{1}{T_{1}} - \frac{1}{T_{2}} \right]$$

 $A_F$  = acceleration factor (unitless quantity) =  $t_1/t_2$ .

T = temperature in Kelvin (i.e., °C + 273 = °K).

 $t_1$  = time (hours) at temperature  $T_1$ .

 $t_2$  = time (hours) at temperature  $T_2$ .

K = Boltzmanns constant = 8.62 x  $10^{-5}$  eV/°K using an apparent activation energy

 $(E_A)$  of 0.6 eV.

The maximum storage temperature shall not exceed  $\pm 200^{\circ}\text{C}$  for packaged devices or  $\pm 300^{\circ}\text{C}$  for unassembled devices.

- (4) Test at +25°C (see wafer margin, step 4 above).
- (5) Erase (see 3.6.1).
- (6) Program at +25°C with a 50 percent pattern (example, checkerboard bar) (see 3.6.2).
- (7) Test at +25°C (see 3.6.3).
- (8) Burn-in (see 4.2a).
- (9) Test at +25°C (see 3.6.3).
- (10) Test at +125°C (see 3.6.3).
- (11) Test at -55°C (see 3.6.3).
- (12) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (13) Verify erasure at +25°C (see 3.6.3).

Margin test method D: Steps 1 through 4 are performed at wafer level.

- (1) Program at +25°C 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at  $V_m = 5.9 \text{ V}$ .
- (4) Erase (see 3.6.1).
- (5) Perform interim electrical tests.
- (6) Program with checkerboard pattern and verify (see 3.6.2).
- (7) Perform dynamic burn-in (see 4.2a).
- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7).  $V_m = 5.9 \text{ V}$  with loose timing, apply PDA.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 15

DESC FORM 193A

JUL 91

- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11) Verify erasure (see 3.6.3).

## Margin test method E:

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 24 hours at +200°C or equivalent.
- (3) Perform a margin test using Vm = +5.8 V at +25°C using loose timing (i.e.,  $t_{ACC}$  = 1  $\mu$ s).
- (4) Erase (see 3.6.1).
- (5) Program at +25°C with a checkerboard pattern (see 3.6.2).
- (6) Program dynamic burn-in (see 4.2a).
- (7) Margin at  $Vm = +5.8 \text{ V at } +25^{\circ}\text{C}$ .
- (8) Perform electrical test (see 4.2).
- (9) Erase (see 3.6.1) Devices may be submitted for groups A, B, C, and D testing at this point.
- (10) Verify erasure (see 3.6.3).

TABLE II. <u>Electrical test requirements</u>. 1/2/3/4/5/

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 4***, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	2, 8A, 10

- 1/ \* indicates PDA applies to subgroups 1 and 7.
  2/ \*\* indicates that subgroups 10 and 11, if not tested, shall be guaranteed to the specified
- limits in table I. 3/ \*\*\* See 4.3.1c.
- 4/ Any subgroups at the same temperature may be combined when using a multifunction tester.
- 5/ Subgroups 7 and 8 shall consist of verifying the applicable data pattern, see 4.3.1e.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86063
DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 16

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

# 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C<sub>IN</sub> and <sub>COUT</sub> measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
- d. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
- e. Subgroups 7 and 8 shall include verification of the pattern specified in 4.3.1d.

### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125$ °C, minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.
- 4.4 <u>Erasing procedure</u>. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 Ws/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm<sup>2</sup> power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm<sup>2</sup> (1 week at 12000  $\mu$ W/cm<sup>2</sup>). Exposure of EPROMS to high intensity UV light for long periods may cause permanent damage.
  - 4.5 Programming procedures. The programming procedures shall be as specified by the device manufacturer.
  - PACKAGING
  - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for original equipment manufacturer application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 17

- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

**STANDARDIZED** MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

5962-86063 SIZE A REVISION LEVEL SHEET 18

E