


## I<sup>2</sup>C Bus-Compatible Video Switch

### Description

The CXA2040AQ is an I<sup>2</sup>C bus-compatible 5-input, 3-output video switch for TVs.

### Features

- Serial data control via I<sup>2</sup>C bus
- 5 composite video input systems
- 2 Y/C (S terminal) input systems
- 3 composite video output systems
- 1 Y/C (S terminal) output system
- Input can be selected independently for each output system.
- SYNC\_ID function for CV1 system input
- Built-in 6dB amplifier for CVOUT2 system output
- Built-in Y/C MIX circuit
- Slave address can be changed (90H/92H).
- High impedance maintained by I<sup>2</sup>C bus line (SDA, SCL) even when power is OFF.



### Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage V<sub>CC</sub> 12 V
- Operating temperature Topr -20 to +75 °C
- Storage temperature Tstg -65 to +150 °C
- Allowable power dissipation P<sub>D</sub> 1.0 W  
(when mounted on a 50mm × 50mm board)

### Applications

TVs


### Operating Conditions

- Supply voltage V<sub>CC</sub> 9.0 ± 0.5 V

### Structure


Bipolar silicon monolithic IC

### Pin Configuration (Top View)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



\* Numbers inside circles indicate the IC pin numbers.

Pin Description




Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1 5 3 7	Y1 Y2 C1 C2	4.5V		<p>Y/C separation signal inputs. Biased to approximately 4.5V. Input the input signals through capacitors. Connect protective resistor of 220Ω between these pins and the capacitors.</p> <p>Y1 and Y2 pins: Luminance signals input.</p> <p>C1 and C2 pins: Chrominance signals input.</p>
4 6	S1 S2			<p>Applying a DC voltage to S1 and S2 pins allows these voltages to be applied to the microcomputer as the I<sup>2</sup>C bus status register data.</p> <p>S1, S2 = 0 to 2V OPEN = 0, SEL = 1</p> <p>S1, S2 = 4.75 to 7.25V OPEN = 0, SEL = 0</p> <p>S1, S2 = 9.5 to 12V OPEN = 1, SEL = 0</p>
11 9	YOUT COUT	4.5V		<p>Y/C signal outputs.</p> <p>YOUT pin: Luminance signal output.</p> <p>COUT pin: Chrominance signal output.</p>
17 15 13	CVOUT1 CVOUT2 CVOUT3	4.5V		<p>Composite video signal outputs.</p> <p>CVOUT1, CVOUT2: 0dB output with respect to the input signal.</p> <p>CVOUT3: +6dB output with respect to the input signal.</p>





Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
19	ADR			<p>Selects the slave address for the I<sup>2</sup>C bus.</p> <p>90H at 1.0V or less            92H at 3.5V or more            90H when open</p>
20	SCL	—		<p>I<sup>2</sup>C bus signal input.            Connect protective resistor of 220Ω between this pin and the SCL line.</p>
21	SDA	—		<p>I<sup>2</sup>C bus signal input.            Connect protective resistor of 220Ω between this pin and the SDA line.</p>
22	SYNCTC			<p>Sync tip clamp time constant for Sync Separation.            Connect 68kΩ resistor between this pin and Vcc.            Connect 0.1μF capacitor between this pin and GND.</p>







Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
23	CV1	3.1V		<p>Composite video signal input. Clamped to approximately 3.1V. Input the input signal through capacitor. Connect protective resistor of 220Ω between this pin and the capacitor.</p> <p>The composite video signal input to CV1 is also taken into the "SYNC DETECT circuit" of which SYNC is existed or not.</p>
25 27 29 31	CV2 CV3 CV4 CV5	4.5V		<p>Composite video signal input. Biased to approximately 4.5V. Input the input signals through capacitors. Connect protective resistor of 220Ω between these pins and the capacitors.</p>
26	Vcc	9.0V*1		Power supply. Apply 9.0V.
2 28 30	GND	0.0V*1		GND.
32	BIAS	4.5V		<p>4.5V bias. Attach a decoupling capacitor between this pin and GND. This pin cannot be used as an external power supply.</p>
8 10 12 14 16 18 24	NC			<p>NC (not connected). Connect to GND. If these NC pins are not connected to GND, the cross talk and other desired values indicated in the Electrical Characteristics cannot be obtained.</p>

\*1 Applied externally.





**Electrical Characteristics** See Electrical Characteristics Measurement Circuit 2 for Cross talk and MUTE.  
 See Electrical Characteristics Measurement Circuit 1 for all other items. (Ta = 25°C, Vcc = 9V)




No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
1	Current consumption	I <sub>CC</sub>	V <sub>CC</sub> = 9V, no signal	26	Measure the pin inflow current.	18.0	28	39.0	mA
2	Pin voltage	V <sub>BIAS</sub>	V <sub>CC</sub> = 9V, no signal	32	Measure the pin voltage.	4.25	4.50	4.75	V
3	CV system gain 1	G <sub>CV11</sub>	CV1 In, CV2 In, CV3 In, CV4 In or CV5 In 100kHz, 0.3Vp-p CW Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	13, 17		-0.40	0.00	0.40	dB
					$20\text{Log} \frac{V_{CV11}}{0.3Vp-p}$				
4	CV system gain 2	G <sub>CV21</sub>	CV1 In, CV2 In, CV3 In, CV4 In or CV5 In 100kHz, 0.3Vp-p CW Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	15		5.75	6.25	6.75	dB
					$20\text{Log} \frac{V_{CV21}}{0.3Vp-p}$				
5	CV system (Y/C MIX) gain 1	G <sub>CVMT1</sub>	Y1 and C1 (CV6) In or Y2 and C2 (CV7) In 100kHz, 0.15Vp-p CW Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	13, 17		-0.40	0.10	0.60	dB
					$20\text{Log} \frac{V_{CVMT1}}{0.3Vp-p}$ * Since the sum of 0.15Vp-p and 0.15Vp-p is input to each switch, calculations are performed with 0.3Vp-p.				





No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
6	CV system (Y/C MIX) gain 2	$G_{CVM21}$	Y1 and C1 (CV6) In or Y2 and C2 (CV7) In 100kHz, 0.15Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	15	 $20\text{Log} \frac{V_{CVM21}}{0.3\text{Vp-p}}$ <p>* Since the sum of 0.15Vp-p and 0.15Vp-p is input to each switch, calculations are performed with 0.3Vp-p.</p>	5.75	6.40	7.05	dB
7	Y system gain	$G_{Y11}$	Y1 In or Y2 In 100kHz, 0.3Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	11	 $20\text{Log} \frac{V_{Y11}}{0.3\text{Vp-p}}$	-0.40	0.00	0.40	dB
8	C system gain	$G_{C11}$	C1 In or C2 In 100kHz, 0.3Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain.	9	 $20\text{Log} \frac{V_{C11}}{0.3\text{Vp-p}}$	-0.40	0.00	0.40	dB
9	CV system frequency response 1	$\Delta G_{CV12}$	CV1 In, CV2 In, CV3 In, CV4 In or CV5 In 10MHz, 0.3Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain. Then obtain the difference from the I/O gain measured by Test 3.	13, 17	 $20\text{Log} \frac{V_{CV12}}{V_{CV11}}$ <p>* <math>V_{CV11}</math> and <math>V_{CV12}</math> should be the same I/O.</p>	-0.85	-0.15	0.55	dB

No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
10	CV system frequency response 2	$\Delta G_{CV22}$	CV1 In, CV2 In, CV3 In, CV4 In or CV5 In 10MHz, 0.3Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain. Then obtain the difference from the I/O gain measured by Test 4.	15	 $20\text{Log} \frac{V_{CV22}}{V_{CV21}}$ <p>* <math>V_{CV21}</math> and <math>V_{CV22}</math> should be the same I/O.</p>	-0.85	-0.15	0.55	dB
					 $20\text{Log} \frac{V_{CVM12}}{V_{CVM11}}$ <p>* <math>V_{CVM11}</math> and <math>V_{CVM12}</math> should be the same I/O.</p>				
12	CV system (Y/C MIX) frequency response 2	$\Delta G_{CVM22}$	Y1 and C1 (CV6) In or Y2 and C2 (CV7) In 10MHz, 0.15Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain. Then obtain the difference from the I/O gain measured by Test 5.	13, 17	 $20\text{Log} \frac{V_{CVM22}}{V_{CVM21}}$ <p>* <math>V_{CVM21}</math> and <math>V_{CVM22}</math> should be the same input.</p>	-1.75	-0.25	1.25	dB
					 $20\text{Log} \frac{V_{Y12}}{V_{Y11}}$ <p>* <math>V_{Y11}</math> and <math>V_{Y12}</math> should be the same input.</p>				
13	Y system frequency response	$\Delta G_{Y12}$	Y1 In or Y2 In 10MHz, 0.3Vp-p CW  Select each input with I <sup>2</sup> C bus control and obtain the I/O gain. Then obtain the difference from the I/O gain measured by Test 7.	11	 $20\text{Log} \frac{V_{Y12}}{V_{Y11}}$ <p>* <math>V_{Y11}</math> and <math>V_{Y12}</math> should be the same input.</p>	-0.70	0.00	0.70	dB
					 $20\text{Log} \frac{V_{Y12}}{V_{Y11}}$ <p>* <math>V_{Y11}</math> and <math>V_{Y12}</math> should be the same input.</p>				



No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
14	CV system input dynamic range	$V_{CV13}$	CV1 In, CV2 In, CV3 In, CV4 In or CV5 In f = 100kHz CW Select each input with I <sup>2</sup> C bus control and then increase the input waveform amplitude.	23, 25, 27, 29, 31	 The input waveform amplitude value when Pins 13, 15 or 17 output waveform distortion factor = 1%.	2.2			Vp-p
15	CV system (Y/C MIX) input dynamic range	$V_{CVMY33}$	Y1 (CV6) In or Y2 (CV7) In f = 100kHz CW Select each input with I <sup>2</sup> C bus control and then increase the input waveform amplitude.	1, 5	 Y1 or Y2 input waveform	2.2			Vp-p
16	Y system input dynamic range	$V_{Y13}$	Y1 In or Y2 In f = 100kHz CW Select each input with I <sup>2</sup> C bus control and then increase the input waveform amplitude.	1, 5	 The input waveform amplitude value when Pin 11 output waveform distortion factor = 1%.	2.2			Vp-p
17	C system input dynamic range	$V_{C13}$	C1 In or C2 In f = 100 kHz CW Select each input with I <sup>2</sup> C bus control and then increase the input waveform amplitude.	3, 7	 The input waveform amplitude value when Pin 9 output waveform distortion factor = 1%.	2.2			Vp-p

No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
18	Cross talk	G <sub>CRS</sub>	Select the input with I <sup>2</sup> C bus control and ground that input pin via a capacitor. Input a 4.43MHz, 1Vp-p CW to one input pin system among the remaining 8 input pins (7 input pins for Y/C MIX). Then ground the remaining 7 input pins (6 input pins for Y/C MIX) via capacitors.	9, 11, 13, 15, 17	Read the output waveform value.  $20\text{Log} \frac{V_x}{1\text{Vp-p}}$			-55	dB
19	MUTE (CV system 1, Y system, C system)	G <sub>M1</sub>	Set this pin to MUTE status with I <sup>2</sup> C bus control and input a 4.43MHz, 1Vp-p CW to one input pin system. Then ground the remaining 8 input pins via capacitors.	9, 11, 13, 17	Read the output waveform value.  $20\text{Log} \frac{V_x}{1\text{Vp-p}}$			-50	dB
20	MUTE (CV system 2)	G <sub>M2</sub>	Set this pin to MUTE status with I <sup>2</sup> C bus control and input a 4.43MHz, 1Vp-p CW to one input pin system. Then ground the remaining 8 input pins via capacitors.	15	Read the output waveform value.  $20\text{Log} \frac{V_x}{1\text{Vp-p}}$			-45	dB

No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
21	SYNC discrimination 11	SYNCD11	CV1 In: Sig-1 	21 (SDA)	Input Sig-1 to CV1 and check that bit 5 "SYNCSEP" of the I <sup>2</sup> C bus status register is "1" when the Sig-1 sync level is 100mV or more.	100			mV
22	SYNC discrimination 21	SYNCD21	CV1 In: Sig-2 	21 (SDA)	Input Sig-2 to CV1 and check that bit 5 "SYNCSEP" of the I <sup>2</sup> C bus status register is "0" when the Sig-2 sync level is 30mV or less.			30	mV
23	SYNC discrimination 12	SYNCD12	CV1 In: Sig-3 	21 (SDA)	Input Sig-3 to CV1 and check that bit 5 "SYNCSEP" of the I <sup>2</sup> C bus status register is "1" when the Sig-3 duty is 91% or more (the sync width is 5.72µs or less).	91			%
24	SYNC discrimination 22	SYNCD22	CV1 In: Sig-4 	21 (SDA)	Input Sig-4 to CV1 and check that bit 5 "SYNCSEP" of the I <sup>2</sup> C bus status register is "0" when the Sig-4 duty is 84% or less (the sync width is 10.17µs or more).			84	%

No.	Item	Symbol	Measurement conditions	Measurement pins	Measurement contents	Min.	Typ.	Max.	Unit
25	ADR threshold voltage	$V_{ADR\text{TH}}$	Vary the Pin 19 $V_{ADR}$ .	21	The slave address goes to 92H at high level and 90H at low level.	1.0		3.5	V





**I<sup>2</sup>C Bus Control Map**


**1) Control Register**

The CXA2040AQ control system is comprised of 4 bytes of control registers which control the various outputs. The inputs which are to be output are selected by writing the respective input data into the control register.



S: START CONDITION  
 A: ACKNOWLEDGE  
 P: STOP CONDITION

• Slave address



- DATA1 Controls the video output 1.
- DATA2 Controls the video output 2.
- DATA3 Controls the video output 3.
- DATA4 Controls the S terminal output.

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
X	X	video select		X	X	X	X

Each register is set to "0" upon POWER ON.

• Video switch control map

bit5	bit4	bit3	Selected input signal
0	0	0	MUTE
0	0	1	CV1/YC1
0	1	0	CV2/YC2
0	1	1	CV3
1	0	0	CV4
1	0	1	CV5
1	1	0	CV6
1	1	1	CV7


Other conditions: MUTE

2) Status Register

S	Slave address	A	DATA	NA	P
---	---------------	---	------	----	---

S: START CONDITION  
P: STOP CONDITION  
A: ACKNOWLEDGE

- Slave address



DATA


bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PON RES	X	SYNC SEP	X	S1 OPEN	S1 SEL	S2 OPEN	S2 SEL

- (1) PONRES  
Returns "1" when the CXA2040AQ is POWER ON RESET. Becomes "0" after reading once.
- (2) SYNCSEP  
"1" returns if sync exists, "0" if sync does not exist.
- (3) OPEN/SEL for S1 and S2 is determined by comparing the DC voltages for S1 and S2 pins with two threshold levels.

DC voltages for S1 and S2 pins	S1, S2 OPEN	S1, S2 SEL
2V or less	0	1
4.75 to 7.25V	0	0
9.5 to 12V	1	0

3) POWER ON RESET

The CXA2040AQ incorporates a POWER ON RESET function which sets each control register to "0" upon POWER ON. (Which goes to MUTE status.)  
The POWER ON RESET  $V_{TH}$  has hysteresis. The POWER ON  $V_{CC}$  and released  $V_{CC}$  are as shown below. Also, the PONRES bit of the status register is read to determine whether the IC is reset upon POWER ON.





## Description of Operation

### 1) Composite Video System I/Os

There are three systems of composite outputs. Each output switch can select the eight systems of CV1 to CV5 composite video inputs, CV6 and CV7 Y/C MIX (composite video) inputs and MUTE. All composite video inputs are input from the input pins to each switch by DC coupling. CV6 is the composite video signal obtained by inputting Y1 and C1 to an adder and adding Y1 and C1. CV7 is the composite video signal obtained by inputting Y2 and C2 to an adder and adding Y2 and C2. The CV6 and CV7 composite video signals are input from the input pins to each switch by DC coupling. When MUTE is selected, the internal bias DC output (approximately  $V_{cc}/2$  [V]) is input to each switch. Only one type of input is selected by the I<sup>2</sup>C bus control register. The CVOUT1 and CVOUT3 switches output the signal selected by the I<sup>2</sup>C bus at a gain of 0 [dB] with respect to the input signal. The switch output stages are push-pull circuits which output at low impedance. The CVOUT2 switch outputs the signal selected by the I<sup>2</sup>C bus amplified to +6 [dB] with respect to the input signal. The switch output stage is a push-pull circuit which outputs at low impedance. The switches are DC coupled from input to output.


### 2) Y System I/Os

The YOUT switch can select the three systems of Y1, Y2 and MUTE. Y1 and Y2 are input from the input pins to the switch by DC coupling. When MUTE is selected, the internal bias DC output (approximately  $V_{cc}/2$  [V]) is input to the switch. Only one type of input is selected by the I<sup>2</sup>C bus control register. The YOUT switch outputs the signal selected by the I<sup>2</sup>C bus at a gain of 0 [dB] with respect to the input signal. The switch output stage is a push-pull circuit which outputs at low impedance. The switch is DC coupled from input to output.

### 3) C System I/Os

The COUT switch can select the three systems of C1, C2 and MUTE. C1 and C2 are input from the input pins to the switch by DC coupling. When MUTE is selected, the internal bias DC output (approximately  $V_{cc}/2$  [V]) is input to the switch. Only one type of input is selected by the I<sup>2</sup>C bus control register. The COUT switch outputs the signal selected by the I<sup>2</sup>C bus at a gain of 0 [dB] with respect to the input signal. The switch output stage is a push-pull circuit which outputs at low impedance. The switch is DC coupled from input to output.


#### 4) Sync Discrimination



**Fig. 1. Sync discrimination circuit block diagram**

Fig. 1 shows the block diagram for the sync discrimination circuit. The signal input from Pin 23 (CV1) is sync tip clamped by the external element attached to Pin 22. This signal is compared with a threshold voltage which is larger than the sync tip level. If the signal is smaller than the threshold level, it does not proceed to the following stage. At this time, the IC determines that sync does not exist. If the signal is larger than the threshold level, it proceeds to the duty discrimination block. If the duty is greater than 91%, the duty discrimination block determines that sync exists and sends the data to the I<sup>2</sup>C. If the duty is less than 84%, sync is determined not to exist and the data is sent to the I<sup>2</sup>C. The duty discrimination block also has a time constant. After sync is determined to exist, the sync status is held for approximately 14H (NTSC signal) even if the IC goes to a status where sync does not exist such as no signal, etc. If there is no signal or sync does not exist for longer than 14H, the status switches from sync exists to sync does not exist.

Application Circuit



- \*1 Input pins of Pins 1, 3, 5, 7, 25, 27, 29 and 31 are biased to approximately 4.2 to 4.7V (Pin 23 biased to approximately 3.1V). Therefore, care should be taken for the capacitance polarity.
- \*2 Output pins of Pins 9, 11, 13, 15 and 17 are biased to approximately 3.8 to 4.8V. Therefore, care should be taken for the capacitance polarity.
- \*3 Set V<sub>ADR</sub> to 0V (GND) when the IC slave address is 90H, or to 9V (V<sub>cc</sub>) when the IC slave address is 92H.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


**Notes on Operation**

- Connect the power supply side of the by-pass capacitor between the power supply and GND as close to the pin as possible.
- Take care not to allow interference signals to enter Pin 32 (BIAS). If interference signals enter Pin 32, the signal S/N, cross talk and MUTE will deteriorate. Therefore, connect the by-pass capacitor, etc. as close to the pins as possible.
- For dual surface boards, using one side as a solid earth is best.
- Pins 2, 8, 10, 12, 14, 16, 18, 24 and 28 are NC (not connected) pins. Connect these NC pins to GND. If these NC pins are not connected to GND, the cross talk and other desired values indicated in the Electrical Characteristics cannot be obtained.
- Input pins of Pins 1, 3, 5, 7, 25, 27, 29 and 31 are biased between 4.2 and 4.7V. Therefore, care should be taken over the polarity of the coupling capacitor.
- Input pin 23 is clamped to approximately 3.1V. Therefore, care should be taken over the polarity of the coupling capacitor.
- Output pins of Pins 9, 11, 13, 15 and 17 are biased between 3.8 and 4.8V. Therefore, care should be taken over the polarity of the coupling capacitor.

Package Outline

Unit: mm

32PIN QFP (PLASTIC)




SONY CODE	QFP-32P-L01
EIAJ CODE	P-QFP32-7x7-0.8
JEDEC CODE	

**PACKAGE STRUCTURE**

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.2g

32PIN QFP (PLASTIC)



SONY CODE	QFP-32P-L01
EIAJ CODE	P-QFP32-7x7-0.8
JEDEC CODE	

**PACKAGE STRUCTURE**

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.2g

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm