RF LDMOS Wideband Integrated Power Amplifiers

MW4IC2230NBR1
MW4IC2230GNBR1
MW4IC2230MBR1
MW4IC2230GMBR1

2110-2170 MHz, 30 W, 28 V
SINGLE W-CDMA
RF LDMOS WIDEBAND
INTEGRATED POWER AMPLIFIERS

The MW4IC2230 wideband integrated circuit is designed for W-CDMA base station applications. It uses Freescale's newest High Voltage (26 to 28 Volts) LDMOS IC technology and integrates a multi-stage structure. Its wideband On-Chip design makes it usable from 1600 to 2400 MHz. The linearity performances cover all modulations for cellular applications: GSM, GSM EDGE, TDMA, CDMA and W-CDMA.

Final Application

- Typical Single-carrier W-CDMA Performance: V_{DD} = 28 Volts, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, P_{out} = 5 Watts Avg., f = 2140 MHz, Channel Bandwidth = 3.84 MHz, Peak/Avg. = 8.5 dB @ 0.01% Probability on CCDF.
  Power Gain — 31 dB
  Drain Efficiency — 15%
  ACPR @ 5 MHz = -45 dBc @ 3.84 MHz Bandwidth

Driver Application

- Typical Single-carrier W-CDMA Performance: V_{DD} = 28 Volts, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, P_{out} = 0.4 Watts Avg., f = 2140 MHz, Channel Bandwidth = 3.84 MHz, Peak/Avg. = 8.5 dB @ 0.01% Probability on CCDF.
  Power Gain — 31.5 dB
  ACPR @ 5 MHz = -53.5 dBc @ 3.84 MHz Bandwidth
- Capable of Handling 3:1 VSWR, @ 28 Vdc, 2170 MHz, 5 Watts CW Output Power
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- On-Chip Matching (50 Ohm Input, DC Blocked, >5 Ohm Output)
- Integrated Quiescent Current Temperature Compensation with Enable/Disable Function
- On-Chip Current Mirror g_m Reference FET for Self Biasing Application (1)
- Integrated ESD Protection
- N Suffix Indicates Lead-Free Terminations
- 200°C Capable Plastic Package
- Also Available in Gull Wing for Surface Mount
- In Tape and Reel. R1 Suffix = 500 Units per 44 mm, 13 inch Reel



CASE 1329-09
TO-272 WB-16
PLASTIC
MW4IC2230NBR1(MBR1)



CASE 1329A-03
TO-272 WB-16 GULL
PLASTIC
MW4IC2230GNBR1(GMBR1)



Figure 1. Functional Block Diagram



(Top View)

Note: Exposed backside flag is source terminal for transistors.

Figure 2. Pin Connections

1. Refer to AN1987/D, *Quiescent Current Control for the RF Integrated Circuit Device Family.* Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1987.

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	-0.5, +65	Vdc
Gate-Source Voltage	V_{GS}	-0.5, +8	Vdc
Storage Temperature Range	T_{stg}	-65 to +175	°C
Operating Channel Temperature	T_J	200	°C
Input Power	P_{in}	20	dBm

Table 2. Thermal Characteristics

Characteristic	Symbol	Value (1)	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$		°C/W
Stage 1		10.5	
Stage 2		5.1	
Stage 3		2.3	

Table 3. ESD Protection Characteristics

Test Conditions	Class
Human Body Model	2 (Minimum)
Machine Model	M3 (Minimum)
Charge Device Model	C5 (Minimum)

Table 4. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 5. Electrical Characteristics (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Functional Tests (In Freescale Test Fixture, 50 ohm system) V_{DD} = 28 Vdc, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, P_{out} = 0.4 W Avg., f = 2110 MHz, f = 2170 MHz, Single-carrier W-CDMA. ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset. Peak/Avg. Ratio = 8.5 dB @ 0.01% Probability on CCDF.					
Power Gain	G_{ps}	29	31.5	—	dB
Input Return Loss	IRL	—	-25	-10	dB
Adjacent Channel Power Ratio	ACPR				dBc
P_{out} = 0.4 W Avg.		—	-53.5	-50	
P_{out} = 1.26 W Avg.		—	-52	—	
Stability (10 mW<P_{out}<5 W CW, Load VSWR = 3:1, All Phase Angles, 24 V<Vds<28 V)		No Spurious > -60 dBc			
Typical Performances (In Freescale Test Fixture tuned for 0.4 W Avg. W-CDMA driver) V_{DD} = 28 Vdc, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, 2110 MHz<Frequency <2170 MHz					
Saturated Pulsed Output Power (f = 1 kHz, Duty Cycle 10%)	P_{sat}	—	43	—	W
Quiescent Current Accuracy over Temperature (-10 to 85°C)	ΔI_{QT}	—	±5	—	%
Gain Flatness in 30 MHz Bandwidth	G_F	—	0.13	—	dB
Deviation from Linear Phase in 30 MHz Bandwidth	Φ	—	±1	—	°
Delay @ P_{out} = 0.4 W CW Including Output Matching	Delay	—	1.6	—	ns
Part to Part Phase Variation	$\Delta\Phi$	—	±15	—	°

1. Refer to AN1955/D, *Thermal Measurement Methodology of RF Power Amplifiers.* Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1955.

(continued)

Table 5. Electrical Characteristics (T_C = 25°C unless otherwise noted) **(continued)**

Characteristic	Symbol	Min	Typ	Max	Unit
Typical Performances (In Freescale Reference Application Circuit tuned for 2-carrier W-CDMA signal) V_{DD} = 28 Vdc, P_{out} = 0.4 W Avg., I_{DQ1} = 60 mA, I_{DQ2} = 400 mA, I_{DQ3} = 245 mA, f1 = 2112.5 MHz, f2 = 2122.5 MHz and f1 = 2157.5 MHz, f2 = 2167.5 MHz, 2-carrier W-CDMA, 3.84 MHz Channel Bandwidth Carriers. ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset. IM3 measured in 3.84 MHz Channel Bandwidth @ ±10 MHz Offset. Peak/Avg. = 8.5 dB @ 0.01% Probability on CCDF.					
Power Gain	G_{ps}	—	31.5	—	dB
Intermodulation Distortion	IM3	—	-52	—	dBc
Adjacent Channel Power Ratio	ACPR	—	-55	—	dBc
Input Return Loss	IRL	—	-26	—	dB

NOTE - **CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.



Z1	2.180″ x 0.090″ Microstrip	Z6	1.120″ x 0.090″ Microstrip
Z2, Z3	0.040″ x 0.430″ Microstrip	Z7	0.340″ x 0.090″ Microstrip
Z4	0.350″ x 0.240″ Microstrip	PCB	Taconic TLX8-0300, 0.030″, ε_r = 2.55
Z5	0.420″ x 0.090″ Microstrip		

Figure 3. MW4IC2230NBR1(MBR1)/GNBR1(GMBR1) Test Circuit Schematic

Table 6. MW4IC2230NBR1(MBR1)/GNBR1(GMBR1) Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C2, C3, C4	10 μF, 35 V Tantalum Capacitors	TAJD106K035	AVX
C5, C6, C7, C8, C12	8.2 pF 100B Chip Capacitors	100B8R2CW	ATC
C9, C10	1.8 pF 100B Chip Capacitors	100B1R8BW	ATC
C11	0.3 pF 100B Chip Capacitor	100B0R3BW	ATC
R1, R2, R3	1.8 kΩ Chip Resistors (1206)		



Freescale has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescale Semiconductor signature/logo. PCBs may have either Motorola or Freescale markings during the transition period. These changes will have no impact on form, fit or function of the current product.

Figure 4. MW4IC2230NBR1(MBR1)/GNBR1(GMBR1) Test Circuit Component Layout

TYPICAL CHARACTERISTICS



Figure 5. Single-Carrier W-CDMA Wideband Performance @ P_{out} = 26 dBm



Figure 6. Single-Carrier W-CDMA Wideband Performance @ P_{out} = 31 dBm



Figure 7. Adjacent Channel Power Ratio versus Output Power



Figure 8. 2-Carrier W-CDMA Wideband Performance

TYPICAL CHARACTERISTICS



Figure 9. Output Power versus Input Power



Figure 10. Delay versus Frequency



This above graph displays calculated MTTF in hours x ampere^2 drain current. Life tests at elevated temperatures have correlated to better than ±10% of the theoretical prediction for metal failure. Divide MTTF factor by I_D^2 for MTTF in a particular application.

Figure 11. MTTF Factor versus Temperature Junction



V_{DD} = 28 V, I_{DQ1} = 60 mA, I_{DQ2} = 350 mA, I_{DQ3} = 265 mA, P_{out} = 26 dBm

f MHz	Z_{in} Ω	Z_{load} Ω
2050	42.18 + j1.49	8.52 - j0.46
2110	41.06 - j1.30	8.58 - j0.20
2140	40.49 - j2.42	8.63 - j0.09
2170	40.05 - j3.45	8.69 - j0.01
2230	39.29 - j6.31	8.81 + j0.04

Z_{in} = Device input impedance as measured from gate to ground.

Z_{load} = Test circuit impedance as measured from drain to ground.



Figure 12. Series Equivalent Input and Load Impedance

NOTES

PACKAGE DIMENSIONS





NOTES:
1. CONTROLLING DIMENSION: INCH.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M–1994.
3. DATUM PLANE –H– IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
6. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.
7. DIM A2 APPLIES WITHIN ZONE "J" ONLY.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	.100	.104	2.54	2.64
A1	.038	.044	0.96	1.12
A2	.040	.042	1.02	1.07
D	.928	.932	23.57	23.67
D1	.810 BSC		20.57 BSC	
E	.551	.559	14.00	14.20
E1	.353	.357	8.97	9.07
E2	.346	.350	8.79	8.89
F	.025 BSC		0.64 BSC	
M	.600	---	15.24	---
N	.270	---	6.86	---
b	.011	.017	0.28	0.43
b1	.037	.043	0.94	1.09
b2	.037	.043	0.94	1.09
b3	.225	.231	5.72	5.87
c1	.007	.011	.18	.28
e	.054 BSC		1.37 BSC	
e1	.040 BSC		1.02 BSC	
e2	.224 BSC		5.69 BSC	
e3	.150 BSC		3.81 BSC	
r1	.063	.068	1.6	1.73
aaa	.004		.10	

CASE 1329-09
ISSUE J
TO-272 WB-16
PLASTIC
MW4IC2230NBR1(MBR1)







DETAIL Y

NOTES:
1. CONTROLLING DIMENSION: INCH.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M–1994.
3. DATUM PLANE –H– IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 (0.15) PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
5. DIMENSIONS "b", "b1", "b2" AND "b3" DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 (0.13) TOTAL IN EXCESS OF THE "b", "b1", "b2" AND "b3" DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
6. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SINK.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	.100	.104	2.54	2.64
A1	.001	.004	0.02	0.10
A2	.099	.110	2.51	2.79
D	.928	.932	23.57	23.67
D1	.810 BSC		20.57 BSC	
E	.429	.437	10.90	11.10
E1	.353	.357	8.97	9.07
E2	.346	.350	8.79	8.89
L	.018	.024	4.90	5.06
L1	.01 BSC		0.25 BSC	
M	.600	---	15.24	---
N	.270	---	6.86	---
b	.011	.017	0.28	0.43
b1	.037	.043	0.94	1.09
b2	.037	.043	0.94	1.09
b3	.225	.231	5.72	5.87
c1	.007	.011	.18	.28
e	.054 BSC		1.37 BSC	
e1	.040 BSC		1.02 BSC	
e2	.224 BSC		5.69 BSC	
e3	.150 BSC		3.81 BSC	
r1	.063	.068	1.6	1.73
t	2°	8°	2°	8°
aaa	.004		.10	

CASE 1329A-03
ISSUE B
TO-272 WB-16 GULL
PLASTIC
MW4IC2230GNBR1(GMBR1)

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MW4IC2230
Rev. 3, 1/2005