## MEMORY

cMOS

# 8 x 256K x 32 BIT DOUBLE DATA RATE FCRAM ${ }^{\text {™ }}$ 

## MB81N643289-50/-60

# CMOS 8-BANK x 262,144-WORD x 32 BIT <br> Fast Cycle Random Access Memory (FCRAM) with Double Data Rate 

## ■ DESCRIPTION

The Fujitsu MB81N643289 is a CMOS Fast Cycle Random Access Memory (FCRAM) containing 67,108,864 memory cells accessible in an 32-bit format. The MB81N643289 features a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81N643289 is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints. The MB81N643289 uses Double Data Rate (DDR) where data bandwidth is twice of fast speed compared with regular SDRAMs.
The MB81N643289 is designed using Fujitsu advanced FCRAM Core Technology.
The MB81N643289 is ideally suited for Digital Visual System, High Performance Graphic Adapters, Hardware Accelerators, Buffers, and other applications where large memory density and high effective bandwidth are required and where a simple interface is needed.
The MB81N643289 adopts new I/O interface circuitry, 2.5 V CMOS Source Termination I/O interface, which is capable of extremely fast data transfer of quality under point to point bus environment.

## PRODUCT LINE



Notice : FCRAM is a trademark of Fujitsu Limited, Japan.

## MB81N643289-50/-60 Preliminary (AE1E)

## FEATURES

- Double Data Rate
- Byte write control by $\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$
- Bi-directional Data Strobe Signal
- Page Close Power Down Mode
- Eight bank operation
- Distributed Auto-refresh cycle in $8 \mu \mathrm{~s}$
- Burst read/write operation
- Programmable, burst length, and CAS latency
- Write latency (Write command to data input) = CAS latency -1
- 2.5 V CMOS Source Termination I/O for all signals
- Vod: +2.5 V Supply $\pm 0.2 \mathrm{~V}$ tolerance
- Vodo: +2.5 V Supply $\pm 0.2 \mathrm{~V}$ tolerance


## PACKAGE

$\square$

## Package and Ordering Information

- 86-pin plastic (400 mil) TSOP-II, order as MB81N643289-××FN


## PIN ASSIGNMENTS AND DESCRIPTIONS

| VDD DQ0 $\mathrm{DQ}_{1}$ $\mathrm{DQ}_{2}$ $V_{\text {sso }}$ $\mathrm{DQ}_{4}$ <br> Vodo $\mathrm{DQ}_{5}$ DQ6 DQ7 DQSo VDD DM CAS RAS CS $\mathrm{BA}_{2}$ BA <br> $B_{1}$ <br> A10/AC $\mathrm{A}_{0}$$\mathrm{~A}_{1}$$\mathrm{~A}_{2}$$A_{1}$ <br> $A_{2}$ <br> $\mathrm{DM}_{2}$ $V_{\text {DD }}$ DQS DQ16 Vsso $\mathrm{DQ}_{17}$ $\mathrm{DQ}_{18}$ Vodo $\mathrm{DQ}_{19}$ DQ20 $V_{\text {ssa }}$ $\mathrm{DQ}_{22}$ Vodo $\mathrm{DQ}_{23}$ VDD | 86-Pin TSOP(II) (TOP VIEW) |  |
| :---: | :---: | :---: |
| Pin Number | Symbol | Function |
| $1,3,9,15,29,35,41,43,49,55,75,81$ | Vdd, Vdda | Supply Voltage |
| $6,12,32,38,44,46,52,58,72,78,84,86$ | Vss, VssQ | Ground |
| $\begin{aligned} & 2,4,5,7,8,10,11,13,31,33,34,36,37,39,40,42 \text {, } \\ & 45,47,48,50,51,53,54,56,74,76,77,79,80,82 \end{aligned}$ | $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{31}$ |  • Byte $0: \mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ <br> Data $/ / \mathrm{O}$ Byte $1: \mathrm{DQ}_{8}$ to $\mathrm{DQ}_{15}$ <br>  - Byte $2: \mathrm{DQ}_{16}$ to $\mathrm{DQ}_{23}$ <br>  - Byte $3: \mathrm{SQ}_{24}$ to $\mathrm{DQ}_{31}$ |
| 14, 30, 57, 73 | DQS 0 to $\mathrm{DQS}_{3}$ |  $\bullet D Q S_{0}:$ for $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ <br> Data Strobe $-D Q S_{1}:$ for $Q_{8}$ to $\mathrm{DQ}_{15}$ <br>  $-D Q S_{2}:$ for $\mathrm{DQ}_{16}$ to $\mathrm{DQ}_{23}$ <br>   <br>  $D S_{3}:$ for $D Q_{24}$ to $D Q_{31}$ |
| 16, 28, 59, 71 | DMo to $\mathrm{DM}_{3}$ | Input Mask |
| 17 | $\overline{W E}$ | Write Enable |
| 18 | $\overline{\mathrm{CAS}}$ | Column Address Strobe |
| 19 | RAS | Row Address Strobe |
| 20 | $\overline{\mathrm{CS}}$ | Chip Select |
| 21, 22, 23 | $B A_{2}, B_{1}, B^{\prime}$ | Bank Select (Bank Address) |
| 24 | AC | Auto Close Enable |
| $24,25,26,27,60,61,62,63,64,65,66$ | $\mathrm{A}_{0}$ to $\mathrm{A}_{10}$ | Address Input Row: $\left.\begin{array}{l}A_{0} \text { to } A_{10} \\ A_{0} \text { to } A_{6}\end{array}\right]$ Column: |
| 67 | $\overline{\mathrm{PD}}$ | Power Down |
| 68 | CLK | Clock Input |
| 69 | $\overline{\text { CLK }}$ | Clock Input |
| 70 | Vref | Input Reference Voltage |

## BLOCK DIAGRAM

Fig. 1 - MB81N643289 BLOCK DIAGRAM


FUNCTION TRUTH TABLE
COMMAND TRUTH TABLE
Note *2, and *3

| Function | Notes | Symbol | $\overline{\text { PD }}$ | $\overline{\text { CS }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\text { WE }}$ | AC | BA 2 -0 | $\mathrm{A}_{10}$ | A9 | $\mathrm{A}_{8.7}$ | $\mathrm{Af}_{6 \text { - }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Deselect | *4 | DESL | H | H | X | X | X | X | X | X | X | X | X |
| No Operation | *4 | NOP | H | L | H | H | H | X | X | X | X | X | X |
| Reserved |  | - | H | L | H | H | L | X | X | X | X | X | X |
| Read | *5 | RD | H | L | H | L | H | L | V | X | X | X | V |
| Read with Auto-close | * | RDA | H | L | H | L | H | H | V | X | X | X | V |
| Write | *5 | WR | H | L | H | L | L | L | V | X | X | X | V |
| Write with Auto-close | * 5 | WRA | H | L | H | L | L | H | V | X | X | X | V |
| Bank Active ( $\overline{\mathrm{RAS}}$ ) | *6 | ACTV | H | L | L | H | H | X | V | V | V | V | V |
| Page Close Single Bank | * 7 | PC | H | L | L | H | L | L | V | X | X | X | V |
| Page Close All Banks | *7 | PCA | H | L | L | H | L | H | X | X | X | X | V |
| Mode Register Set/ Extended Mode Register Set | *7,*8,*9 | MRS/ EMRS | H | L | L | L | L | L | V | L | V | V | V |

Notes: *1. $\mathrm{V}=$ Valid, $\mathrm{L}=$ Logic Low, $\mathrm{H}=$ Logic High, $\mathrm{X}=$ either L or $\mathrm{H}, \mathrm{Hi}-\mathrm{Z}=$ High Impedance.
*2. All commands are assumed to be valid state transitions.
*3. All inputs for command are latched on the rising edge of clock(CLK).
*4. NOP and DESL commands have the same effect on the part. Unless specifically noted, NOP will represent both NOP and DESL command in later descriptions.
*5. RD, RDA, WR and WRA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM in page 18.
*6. ACTV command should only be issued after corresponding bank has been page closed by PC or PCA command.
*7. Either PC or PCA command and MRS or EMRS command are required after power up.
*8. MRS or EMRS command should only be issued after all banks have been page closed (PC or PCA command), and DQs are in Hi-Z. Refer to STATE DIAGRAM.
*9. Refer to MODE REGISTER TABLE.

## FUNCTION TRUTH TABLE (continued)

DM TRUTH TABLE (Effective during Write mode)

| Function | Command | $\overline{\text { PD }}$ |  | DM0 | DM 1 | DM ${ }_{2}$ | DM3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ( $\mathrm{n}-1$ ) | ( n ) |  |  |  |  |
| Data Mask for $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{7}$ | MASK0 | H | X | H | X | X | X |
| Data Mask for DQ8 to DQ15 | MASK1 | H | X | X | H | X | X |
| Data Mask for $\mathrm{DQ}_{16}$ to $\mathrm{DQ}_{23}$ | MASK2 | H | X | X | X | H | X |
| Data Mask for $\mathrm{DQ}_{24}$ to $\mathrm{DQ}_{31}$ | MASK3 | H | X | X | X | X | H |

## $\overline{\text { PD TRUTH TABLE }}$

| Current State | Function Notes | Command | $\overline{\text { PD }}$ |  | $\overline{\mathrm{CS}}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | WE | AC | BA0.2 | $A_{10-0}$ | DQ ${ }_{0.31}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (n-1) | ( n ) |  |  |  |  |  |  |  |  |
| Idle | Auto-refresh *10 | REF | H | H | L | L | L | H | X | X | X | - |
| Idle | Self-refresh Entry $\quad \begin{gathered}* 10 \\ { }^{*} 11\end{gathered}$ | SELF | H | L | L | L | L | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
| Selfrefresh | Self-refresh Continue | - | L | L | X | X | X | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
| Selfrefresh | Self-refresh Exit | SELFX | L | H | L | H | H | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
|  |  |  | L | H | H | X | X | X | X | X | X | Hi-Z |
| Idle | Power Down Entry *12 | PDEN | H | L | L | H | H | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
|  |  |  | H | L | H | X | X | X | X | X | X | Hi-Z |
| Power Down | Power Down Continue | - | L | L | X | X | X | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
| Power Down | Power Down Exit | PDEX | L | H | L | H | H | H | X | X | X | Hi Z |
|  |  |  | L | H | H | X | X | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |

Notes:*10. The REF and SELF commands should only be issued after all banks have been precharged (PC or PCA command). In case of SELF command, it should also be issued after the last read data have been appeared on DQ. Refer to STATE DIAGRAM.
*11. $\overline{P D}$ must bring to Low level together with REF command.
*12. The PDEN command should only be issued after the last read data have been appeared on DQ and after the Iwpl is satisfied from last write data input.

## MB81N643289-50/-60 Preliminary (AE1E)

## FUNCTION TRUTH TABLE (continued)

OPERATION COMMAND TABLE (Applicable to single bank)
Note *13

| Current State | $\overline{\text { CS }}$ | RAS | CAS | WE | Address | Command | Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Idle | H | X | X | X | X | DESL | NOP |  |
|  | L | H | H | H | X | NOP | NOP |  |
|  | L | H | H | L | - | - | Illegal | *14 |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal | *15 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal | *15 |
|  | L | L | H | H | BA, RA | ACTV | Bank Active after IRcD |  |
|  | L | L | H | L | BA, AC | PC | NOP |  |
|  | L | L | H | L | $B A, A C$ | PCA | NOP | *14 |
|  | L | L | L | H | X | REF/SELF | Auto-refresh or Self-refresh | *16 |
|  | L | L | L | L | MODE | MRS/EMRS | Mode Register / Extended Mode Register Set (Idle after lesc) | *16 |
| Bank Active | H | X | X | X | X | DESL | NOP |  |
|  | L | H | H | H | X | NOP | NOP |  |
|  | L | H | H | L | - | - | Illegal |  |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Begin Read; Determine AC |  |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Begin Write; Determine AC |  |
|  | L | L | H | H | BA, RA | ACTV | Illegal | *15 |
|  | L | L | H | L | BA, AC | PC | Page Close |  |
|  | L | L | H | L | BA, AC | PCA | Page Close | *14 |
|  | L | L | L | H | X | REF/SELF | Illegal |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |  |

FUNCTION TRUTH TABLE (Continued)
OPERATION COMMAND TABLE (Continued)

| Current State | $\overline{\text { CS }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{W E}$ | Address | Command | Function Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | H | X | X | X | X | DESL | NOP (Continue Burst to End -> Bank Active) |
|  | L | H | H | H | X | NOP | NOP (Continue Burst to End -> Bank Active) |
|  | L | H | H | L | - | - | Illegal |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal |
|  | L | L | H | H | BA, RA | ACTV | Illegal *15 |
|  | L | L | H | L | BA, AC | PC | Illegal |
|  | L | L | H | L | BA, AC | PCA | Illegal *14 |
|  | L | L | L | H | X | REF/SELF |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |
| Write | H | X | X | X | X | DESL | NOP (Continue Burst to End -> Bank Active) |
|  | L | H | H | H | X | NOP | NOP (Continue Burst to End -> Bank Active) |
|  | L | H | H | L | - | - | Illegal |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal |
|  | L | L | H | H | BA, RA | ACTV | Illegal *15 |
|  | L | L | H | L | BA, AC | PC | Illegal |
|  | L | L | H | L | BA, AC | PCA | Illegal *14 |
|  | L | L | L | H | X | REF/SELF | Illegal |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |

## MB81N643289-50/-60 Preliminary (AE1E)

## FUNCTION TRUTH TABLE (Continued)

OPERATION COMMAND TABLE (Continued)

| Current State | $\overline{\text { CS }}$ | RAS | CAS | WE | Address | Command | Function Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read With Auto-Close | H | X | X | X | X | DESL | NOP (Continue Burst to End -> Bank Idle) |
|  | L | H | H | H | X | NOP | NOP (Continue Burst to End -> Bank Idle) |
|  | L | H | H | L | - | - | Illegal |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal *17 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal *17 |
|  | L | L | H | H | BA, RA | ACTV | Illegal *15 |
|  | L | L | H | L | BA, AC | PC | Illegal ${ }^{* 15}$ |
|  | L | L | H | L | $B A, A C$ | PCA | Illegal |
|  | L | L | L | H | X | REF/SELF | Illegal |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |
| Write with Auto-Close | H | X | X | X | X | DESL | NOP (Continue Burst to End -> Bank Idle) |
|  | L | H | H | H | X | NOP | NOP (Continue Burst to End -> Bank Idle) |
|  | L | H | H | L | - | - | Illegal |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal *17 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal ${ }^{* 17}$ |
|  | L | L | H | H | BA, RA | ACTV | Illegal ${ }^{* 15}$ |
|  | L | L | H | L | BA, AC | PC | Illegal ${ }^{* 15}$ |
|  | L | L | H | L | BA, AC | PCA | Illegal |
|  | L | L | L | H | X | REF/SELF | Illegal |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |

## FUNCTION TRUTH TABLE (Continued)

OPERATION COMMAND TABLE (Continued)

| Current State | $\overline{\text { CS }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\text { WE }}$ | Address | Command | Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Page Close | H | X | X | X | X | DESL | NOP (Idle after tpcl) |  |
|  | L | H | H | H | X | NOP | NOP (Idle after tpcl) |  |
|  | L | H | H | L | - | - | Illegal |  |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal | *15 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal | *15 |
|  | L | L | H | H | BA, RA | ACTV | Illegal | *15 |
|  | L | L | H | L | BA, AC | PC | NOP | *15 |
|  | L | L | H | L | BA, AC | PCA | NOP | *14 |
|  | L | L | L | H | X | REF/SELF | Illegal |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |  |
| Bank Activating | H | X | X | X | X | DESL | NOP (Bank Active after lmcD) |  |
|  | L | H | H | H | X | NOP | NOP (Bank Active after IRcD) |  |
|  | L | H | H | L | - | - | Illegal |  |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal | *15 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal | *15 |
|  | L | L | H | H | BA, RA | ACTV | Illegal | *15 |
|  | L | L | H | L | BA, AC | PC | Illegal | *15 |
|  | L | L | H | L | BA, AC | PCA | Illegal |  |
|  | L | L | L | H | X | REF/SELF | Illegal |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |  |

## MB81N643289-50/-60 Preliminary (AE1E)

## FUNCTION TRUTH TABLE (Continued)

OPERATION COMMAND TABLE (Continued)

| Current State | $\overline{\mathbf{C S}}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{W E}$ | Address | Command | Function | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Recovering | H | X | X | X | X | DESL | NOP (Bank Active after Iwrl) |  |
|  | L | H | H | H | X | NOP | NOP (Bank Active after IwRL) |  |
|  | L | H | H | L | - | - | Illegal |  |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal |  |
|  | L | H | L | L | BA, CA, AC | WR/WRA | New Write; Determine AC |  |
|  | L | L | H | H | BA, RA | ACTV | Illegal |  |
|  | L | L | H | L | BA, AC | PC | Illegal | *15 |
|  | L | L | H | L | BA, AC | PCA | Illegal |  |
|  | L | L | L | H | X | REF/SELF | Illegal |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |  |
| Write Recovering with AutoClose | H | X | X | X | X | DESL | NOP (Idle after Iwal) |  |
|  | L | H | H | H | X | NOP | NOP (Idle after Iwal) |  |
|  | L | H | H | L | - | - | Illegal |  |
|  | L | H | L | H | BA, CA, AC | RD/RDA | Illegal | *17 |
|  | L | H | L | L | BA, CA, AC | WR/WRA | Illegal | *17 |
|  | L | L | H | H | BA, RA | ACTV | Illegal | *15 |
|  | L | L | H | L | BA, AC | PC | Illegal | *15 |
|  | L | L | H | L | BA, AC | PCA | Illegal |  |
|  | L | L | L | H | X | REF/SELF | Illegal |  |
|  | L | L | L | L | MODE | MRS/EMRS | Illegal |  |
| Refreshing | H | X | X | X | X | DESL | NOP (Idle after Irefc) |  |
|  | L | H | H | X | X | NOP | NOP (Idle after lrefc) |  |
|  | L | H | L | X | X | RD/RDA/ WR/WRA | Illegal |  |
|  | L | L | H | X | X | ACTV/ <br> PC/PCA | Illegal |  |
|  | L | L | L | X | X | REF/SELF/ MRS/EMRS | Illegal |  |

## FUNCTION TRUTH TABLE (Continued)

OPERATION COMMAND TABLE (Continued)

| Current <br> State | $\overline{\text { CS }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\text { WE }}$ | Address | Command | Function |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- | Notes.

Abbreviations: RA = Row Address $\quad \mathrm{BA}=$ Bank Address $\mathrm{CA}=$ Column Address $\quad \mathrm{AC}=$ Auto Close

Notes:*13. All entries assume the PD was High during the proceeding clock cycle and the current clock cycle.
*14. Entry may affect other banks.
*15. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
*16. Illegal if any bank is not idle.
*17. Entry may legal specified by BA if applicable AC specification are satisfied.

## MB81N643289-50/-60 Preliminary (AE1E)

## ■ FUNCTION TRUTH TABLE (Continued)

## COMMAND TRUTH TABLE FOR $\overline{\text { PD }}$

| Current State | $\overline{\mathbf{P D}}$ |  | $\overline{\text { cs }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\text { WE }}$ | Address | Function Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ( $\mathrm{n}-1$ ) | ( n ) |  |  |  |  |  |  |
| Selfrefresh | H | X | X | X | X | X | X | Invalid |
|  | L | H | H | X | X | X | X | Exit Self-refresh (Idle after Loock) |
|  | L | H | L | H | H | H | X | Exit Self-refresh (Idle after lıock) |
|  | L | H | L | H | H | L | X | Illegal |
|  | L | H | L | H | L | X | X | Illegal |
|  | L | H | L | L | X | X | X | Illegal |
|  | L | L | X | X | X | X | X | NOP (Maintain Self-refresh) |
| Selfrefresh Recovery | L | X | X | X | X | X | X | Invalid |
|  | H | H | H | X | X | X | X | Idle after lıock |
|  | H | H | L | H | H | H | X | Idle after lıock |
|  | H | H | L | H | H | L | X | Illegal |
|  | H | H | L | H | L | X | X | Illegal |
|  | H | H | L | L | X | X | X | Illegal |
|  | H | L | X | X | X | X | X | Illegal |
| Power Down | H | X | X | X | X | X | X | Invalid |
|  | L | H | H | X | X | X | X | Exit Power Down (Idle after tpde) |
|  | L | H | L | H | H | H | X | Exit Power Down (Idle after tPde) |
|  | L | H | L | H | H | L | X | Illegal |
|  | L | H | L | H | L | X | X | Illegal |
|  | L | H | L | L | X | $x$ | $x$ | Illegal |
|  | L | L | X | X | X | X | X | NOP (Maintain Power Down Mode) |

■ FUNCTION TRUTH TABLE (continued)
COMMAND TRUTH TABLE FOR PD (continued)

| Current State | $\overline{\mathbf{P D}}$ |  | $\overline{\text { CS }}$ | $\overline{\text { RAS }}$ | CAS | WE | Address | Function N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ( $\mathrm{n}-1$ ) | ( n ) |  |  |  |  |  |  |
| All Banks Idle | H | H | X | X | X | X | X | Refer to the Command Truth Table. |
|  | H | L | H | X | X | X | X | Power Down Entry *18 |
|  | H | L | L | H | H | H | X | Power Down Entry *18 |
|  | H | L | L | H | H | L | X | Illegal |
|  | H | L | L | H | L | X | X | Illegal |
|  | H | L | L | L | H | X | X | Illegal |
|  | H | L | L | L | L | H | X | Self-refresh Entry |
|  | H | L | L | L | L | L | X | Illegal |
|  | L | X | X | X | X | X | X | Invalid |
| Bank Active | H | H | X | X | X | X | X | Refer to the Command Truth Table. |
|  | H | L | X | X | X | X | X | Illegal |
|  | L | H | X | X | X | X | X | Invalid |
|  | L | L | X | X | X | X | X | Invalid |

## MB81N643289-50/-60 Preliminary (AE1E)

## FUNCTION TRUTH TABLE (continued)

COMMAND TRUTH TABLE FOR $\overline{\text { PD }}$ (continued)

| Current State | $\overline{\mathbf{P D}}$ |  | $\overline{\text { cs }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | WE | Address | Function N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ( $\mathrm{n}-1$ ) | ( n ) |  |  |  |  |  |  |
| Read, Write, Write Page Closing | H | H | X | X | X | X | X | Refer to the Command Truth Table. |
|  | H | L | X | X | X | X | X | Illegal *19 |
|  | L | H | X | X | X | X | X | Invalid |
|  | L | L | X | X | X | X | X | Invalid |
| Any State Other Than Listed Above | L | X | X | X | X | X | X | Invalid |
|  | H | H | X | X | X | X | X | Refer to the Command Truth Table. |
|  | H | L | X | X | X | X | X | Illegal |
| Refreshing | H | H | X | X | X | X | X | Refer to the Command Truth Table. |
|  | H | L | H | X | X | X | X | Illegal |
|  | H | L | L | H | H | H | X | Illegal |
|  | H | L | L | H | H | L | X | Illegal |
|  | H | L | L | H | L | X | X | Illegal |
|  | H | L | L | L | X | X | X | Illegal |
|  | L | L | X | X | X | X | X | Invalid |
|  | L | H | X | X | X | X | X | Invalid |
|  | H | H | X | X | X | X | X | Refer to the Command Truth Table. |

*18. PDEN and SELF command should only be issued after the last read data have been appeared on DQ.
*19. The Clock Suspend mode is not supported on this device and it is illegal if $\overline{P D}$ is brought to Low during the Burst Read or Write mode.

## STATE DIAGRAM

MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

|  | $\begin{aligned} & \boldsymbol{0} \\ & \stackrel{\sim}{\Sigma} \end{aligned}$ | $\underset{\mathbb{U}}{\stackrel{\rightharpoonup}{U}}$ | 움 | $\underset{\sim}{\mathbb{Z}}$ | $\stackrel{\llbracket}{3}$ | $\stackrel{\mathbb{4}}{\mathbb{K}}$ | O | $\begin{aligned} & \text { *1 } \\ & \text { © } \\ & \text { ® } \end{aligned}$ | $\underset{\sim}{\underset{\sim}{4}}$ | 山 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MRS | Irsc | Irsc |  |  |  |  | Insc | Insc | IRSC | Irsc |
| ACTV |  |  | ImCD | $\mathrm{I}_{\mathrm{RCD}}{ }^{* 3}$ | Ircdw | $\mathrm{I}_{\mathrm{RCDW}}{ }^{* 3}$ | tras | tras |  |  |
| RD |  |  | Iccd | $\operatorname{ICCD}^{* 3}$ | $\text { lRwL }^{* 2}$ | $\mathrm{I}_{\text {RWL }}^{* 2,3}$ | $\mathrm{I}_{\mathrm{RPL}}{ }^{* 3}$ | $\mathrm{I}_{\mathrm{RPL}}{ }^{* 3}$ |  |  |
| RDA | $\stackrel{*}{4,5}_{\mathrm{IRDA}^{2}}$ | IRDA |  |  |  |  | $\mathrm{IRDA}^{* 3}$ | $\mathrm{IRDA}^{* 3}$ | $\text { IRDA }^{* 5}$ | $\stackrel{*}{*, 5}_{\text {IRDA }^{2}}$ |
| WR |  |  | IWRL | $\text { lwRL }{ }^{* 3}$ | Iccd | $\operatorname{lCCD}^{* 3}$ | $\text { IWPL }{ }^{* 3}$ | $\text { IWPL }{ }^{* 3}$ |  |  |
| WRA | $\text { IWAL }{ }^{* 5}$ | Iwal |  |  |  |  | $\text { IWAL }{ }^{* 3}$ | $\text { IWAL }^{* 3}$ | ${ }_{\text {IWAL }}{ }^{* 5}$ | $\text { IWAL }^{* 5}$ |
| PC | $\operatorname{tpCL}^{*, 5}$ | tpCL |  |  |  |  | 1 | $1{ }^{* 3}$ | $\text { tPCL }^{* 5}$ | $\operatorname{tPCL}^{4,5}$ |
| PCA | ${ }_{\text {tPCAL }}{ }^{*}$ | tPCAL |  |  |  |  | 1 | 1 | tpcal | $\text { tPCAL }^{*}$ |
| REF | trefc | trefc |  |  |  |  | trefc | trefc | trefc | trefc |
| SELFX | ILock | ILock |  |  |  |  | ILOCK | ILock | ILock | ILock |

Notes: *1. Assume PCA command does not affect any operation on the other banks.
*2. Assume no I/O conflict.
*3. tras must be satisfied.
*4. Assume all outputs are in High-Z state.
*5. Assume all other banks are in idle state.
Illegal Command

## STATE DIAGRAM（continued）

MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTIPLE BANK OPERATION

|  | $\begin{aligned} & 0 \\ & \underset{\Sigma}{\sim} \end{aligned}$ | $\underset{4}{Z}$ | $\begin{gathered} { }^{* 7} \\ \text { 뭄 } \end{gathered}$ | $\begin{gathered} \text { *7 } \\ \text { 区 } \\ \text { ( } \end{gathered}$ | $\stackrel{\Upsilon}{3}$ | $\begin{aligned} & { }^{77} \\ & \stackrel{\square}{r} \\ & \vdots \end{aligned}$ | $\begin{aligned} & { }^{* 8} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & { }^{* 1,8} \\ & \text { ভ } \\ & \text { Q } \end{aligned}$ | $\underset{\sim}{\text { 山 }}$ | 山 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MRS | Insc | IRSC |  |  |  |  | Insc | Insc | Insc | Insc |
| ACTV |  | $\mathrm{I}_{\text {RRD }}{ }^{*_{5}}$ | $1^{* 10}$ | $\begin{aligned} & * 3,10 \\ & 1 \end{aligned}$ | $\begin{aligned} & *_{2,10} \\ & 1 \end{aligned}$ | $\begin{aligned} & { }^{* 2,10} \\ & 1 \end{aligned}$ | 1 | tras |  |  |
| RD |  | $1{ }^{* 5}$ | Icbd | $\mathrm{ICBD}^{* 8}$ | $\text { IRWL }^{* 2}$ | $\begin{gathered} { }^{* 2,8} \\ \mathrm{I}_{\mathrm{RWL}} \end{gathered}$ | 1 | $\mathrm{I}_{\mathrm{RPL}}{ }^{* 3}$ |  |  |
| RDA | $\text { IRDA }^{* 6}$ | $1{ }^{* 5}$ | $\text { ICBD }^{* 4}$ | $\mathrm{ICBD}^{* 3}$ | $\text { IRWL }^{* 2}$ | $\text { liwL }^{* 2}$ | 1 | Irda | $\text { IRDA }^{*}{ }^{6}$ | $\begin{gathered} * 4,6 \\ \mathrm{I}_{\mathrm{RDA}} \end{gathered}$ |
| WR |  | $1{ }^{* 5}$ | Iwrd | $\text { IWRD }^{* 3}$ | Icbd | $\mathrm{ICBD}^{* 3}$ | 1 | $\text { IWPL }^{* 3}$ |  |  |
| WRA | $\text { IWAL }^{*}{ }^{*}$ | $1{ }^{* 5}$ | Iwrd | $\text { IWRD }^{* 3}$ | Icbd | Icbd | 1 | IWaL | IWAL ${ }^{* 6}$ | IWAL ${ }^{* 6}$ |
| PC | $\text { tPCL }{ }^{*}$ | $1{ }^{* 5}$ | $1^{* 10}$ | $\begin{aligned} & * 3,10 \\ & 1 \end{aligned}$ | $\begin{aligned} & * 2,10 \\ & 1 \end{aligned}$ | $\begin{aligned} & * 2,10 \\ & 1 \end{aligned}$ | 1 | $1{ }^{* 3}$ | $\text { tPCL }{ }^{* 6}$ | ${ }^{*}{ }^{* 4,6}$ |
| PCA | tpCAL | tpcal |  |  |  |  | 1 | 1 | tPCAL | ${ }_{\text {tPCAL }}{ }^{*}$ |
| REF | trefc | trefc |  |  |  |  | trefc | trefc | trefc | trefc |
| SELFX | ILock | lıock |  |  |  |  | lıock | ILock | ILock | lıock |

Notes：＊1．Assume PCA command does not affect any operation on the other bank（s）．
＊2．Assume no I／O conflict．
＊3．tras must be satisfied．
＊4．Assume all outputs are in High－Z state．
＊5．Assume applicable bank is in idle state．
＊6．Assume all other banks are in idle state．
＊7．Assume the other $\operatorname{bank}(\mathrm{s})$ is in active state and IRCD or IRCDw is satisfied．
＊8．Assume the other bank（s）is in active state and tras is satisfied．
＊9．Second command have to follow the minimum clock latency or delay time of single bank operation in other bank（second command is asserted．）
＊10．Assume other banks are not in RD／RDA／WR／WRA state．
Illegal Command．

## STATE DIAGRAM (continued)



## MB81N643289-50/-60 Preliminary (AE1E)

## ■ FUNCTIONAL DESCRIPTION

## DDR, Double Data Rate Function

The regular SDRAM read and write cycle have only used the rising edge of external clock input. When clock signal goes to High from Low at the read mode, the read out data will be available at every rising clock edge after the specified latency up to burst length. The MB81N643289 DDR FCRAM features a twice of data transfer rate within a same clock period by transferring data at every rising and falling clock edge. Refer to Figure 3 in Page 24.

## FCRAM $^{\text {™ }}$

The MB81N643289 utilizes FCRAM core technology. The FCRAM is an acronym of Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

## CLOCK (CLK, $\overline{\text { CLK }}$ )

The MB81N643289 adopts differential clock scheme. CLK is a master clock and its rising edge is used to latch all command and address inputs. $\overline{\text { CLK }}$ is a complementary clock input.
The MB81N643289 implements Delay Locked Loop (DLL) circuit. This internal DLL tracks the signal cross point between CLK and CLK and generate some clock cycle delay for the output buffer control at Read mode.
The internal DLL circuit requires some Lock-on time for the stable delay time generation. In order to stabilize the delay, a constant stable clock input for loock period is required during the Power-up initialization and a constant stable clock input for lıock period is also required after Self-refresh exit as specified lıock prior to the any command.

## POWER DOWN ( $\overline{\mathrm{PD}})$

$\overline{\mathrm{PD}}$ is a synchronous input signal and enables power down mode.
When all banks are in idle state, $\overline{\text { PD controls Power Down (PD) and Self-refresh mode. The PD and Self-refresh is }}$ entered when $\overline{\mathrm{PD}}$ is brought to Low and exited when it returns to High.
During the Power Down and Self-refresh mode, both CLK and CLK are disabled after specified time.
$\overline{P D}$ does not have a Clock Suspend function unlike CKE pin of regular SDRAMs, and it is illegal to bring $\overline{P D}$ into Low if any read or write operation is being performed. For the detail, refer to Timing Diagrams.
It is recommended to maintain $\overline{\mathrm{PD}}$ to be Low until $V_{D D}$ gets in the specified operating range in order to assure the power-up initialization.

## CHIP SELECT ( $\overline{\mathbf{C S}}$ )

$\overline{\mathrm{CS}}$ enables all commands inputs, $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$, and $\overline{\mathrm{WE}}$, and address input. When $\overline{\mathrm{CS}}$ is High, all command signals are negated but internal operation such as burst cycle will not be suspended.

## COMMAND INPUTS ( $\overline{\text { RAS }}, \overline{\text { CAS }}$ and $\overline{\mathrm{WE}}$ )

As well as regular SDRAMs, each combination of $\overline{\text { RAS }}, \overline{\mathrm{CAS}}$ and $\overline{\mathrm{WE}}$ input in conjunction with $\overline{\mathrm{CS}}$ input at a rising edge of the CLK determines FCRAM operation. Refer to FUNCTION TRUTH TABLE in page 5.

## ■ FUNCTIONAL DESCRIPTION (continued)

## BANK ADDRESS (BA ${ }_{0}$ to $B_{2}$ )

The MB81N643289 has eight internal banks and each bank is organized as 256K words by 32-bit. Bank selection by BA occurs at Bank Active command (ACTV) followed by read (RD or RDA), write (WR or WRA), and Page Close(PC) command.

## ADDRESS INPUTS ( $\mathrm{A}_{0}$ to $\mathrm{A}_{10}$ )

Address input selects an arbitrary location of a total of $2,097,152$ words of each memory cell matrix within each bank. A total of twenty address input signals are required to decode such a matrix. The MB81N643289 adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched as well as three bank addresses and the remainder of seven Column addresses are then latched by a Column address strobe command of either a read command (RD or RDA) or write command (WR or WRA).

## DATA STROBE (DQS ${ }_{0}$ to $\mathrm{DQS}_{3}$ )

DQSo to $\mathrm{DQS}_{3}$ are bi-directional signal and represent byte 0 to byte 3, respectively. During Read operation, DQSo to $\mathrm{DQS}_{3}$ provides the read data strobe signal that is intended to use input data strobe signal at the receiver circuit of the controller(s). It turns Low before first data is coming out and toggle High to Low or Low to High till end of burst read. Refer to Figure 3 for the timing example.
The CAS Latency is specified to the first Low to High transition of these DQSo to DQS 3 output.
During the write operation, $\mathrm{DQS}_{0}$ to $\mathrm{DQS}_{3}$ are used to latch write data and Data Mask signals. As well as the behavior of read data strobe, the first rising edge of DQSo to DQS 3 input latches first input data and following falling edge of DQS ${ }_{0}$ to $\mathrm{DQS}_{3}$ signal latches second input data. This sequence shall be continued till end of burst count. Therefore, $\mathrm{DQS}_{0}$ to $\mathrm{DQS}_{3}$ must be provided from controller that drives write data.
Note that DQSo to DQS 3 input signal should not be tristated from High at the end of write mode.

## DATA INPUTS AND OUTPUTS (DQ ${ }_{0}$ to $\mathrm{DQ}_{31}$ )

Input data is latched by DQSo to DQS 3 input signal and written into memory. After the (CL-1) clock cycle from the Write command, data input is started from the rising edge of DQS. Output data is obtained together with DQSo to DQS $_{3}$ output signals at programmed read CAS latency.
The polarity of the output data is identical to that of the input. Data is valid after DQS ${ }_{0}$ to $\mathrm{DQS}_{3}$ output signal transitions (tasa) as specified in Data Valid Time (tosov).

## WRITE DATA MASK (DMo to $\mathrm{DM}_{3}$ )

$\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$ are active High enable inputs and represent byte 0 to byte 3 respectively. $\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$ have a data input mask function, and are also sampled by DQS 0 to $\mathrm{DQS}_{3}$ input signal together with input data.
During write cycle, $\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$ provide byte mask function. When $\mathrm{DMx}=$ High is latched by a DQSo to $\mathrm{DQS}_{3}$ signal edge, data input at the same edge of DQSo to $\mathrm{DQS}_{3}$ is masked.

During read cycle, the $\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$ inactive and does not have any effect on read operation. Refer to DM TRUTH TABLE in page 6.

## MB81N643289-50/-60 Preliminary (AE1E)

## FUNCTIONAL DESCRIPTION (continued)

## BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access and MB81N643289 read and write operations are burst oriented. The burst mode is implemented by keeping the same Row address and by automatic strobing Column address in every single clock edge till programmed burst length(BL). Access time of burst mode is specified as tac. The internal column address counter operation is determined by a mode register which defines burst type(BT) and burst count length(BL) of 2,4 or 8 bits of boundary.
The burst type is sequential only. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to the least significant address(=0). If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

| Burst Length | Starting Column Address $A_{2} \quad A_{1} \quad A_{0}$ | Sequential Mode |
| :---: | :---: | :---: |
| 2 | X $\times 0$ | 0-1 |
|  | X $\times 1$ | 1-0 |
| 4 | $\times 00$ | 0-1-2-3 |
|  | X 01 | 1-2-3-0 |
|  | X 10 | 2-3-0-1 |
|  | X 11 | 3-0-1-2 |
| 8 | 000 | 0-1-2-3-4-5-6-7 |
|  | 001 | 1-2-3-4-5-6-7-0 |
|  | 010 | 2-3-4-5-6-7-0-1 |
|  | 011 | 3-4-5-6-7-0-1-2 |
|  | 100 | 4-5-6-7-0-1-2-3 |
|  | 101 | 5-6-7-0-1-2-3-4 |
|  | 110 | 6-7-0-1-2-3-4-5 |
|  | 111 | 7-0-1-2-3-4-5-6 |

## ■ FUNCTIONAL DESCRIPTION (continued)

## PAGE CLOSE AND PAGE CLOSE OPTION (PC, PCA)

The DDR FCRAM memory core is the same as conventional DRAMs', requiring Page close and refresh operations. Page close rewrites the bit line and to reset the internal Row address line and is executed by the Page close operation (PC or PCA). With the Page close operation, DDR SDRAM will automatically be in standby state after specified precharge time (tpcl).
The Page closed bank is selected by combination of AC and bank address (BA) when Page close command is issued. If $A C=$ High, all banks are Page closed regardless of BA (PCA command). If $A C=$ Low, a bank to be selected by BA is Page closed (PC command).
The auto-pageclose enters Page close mode at the end of burst mode of read or write without Page close command issue. This auto-pageclose is entered by $A C=$ High when a Read (RD) or Write (WR) command is issued. Refer to FUNCTION TRUTH TABLE.

## AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The MB81N643289 Auto-refresh command (REF) automatically generates Bank Active and Page close command internally. All banks of SDRAM should be Page closed prior to the Auto-refresh command. The Auto-refresh command should also be issued within every $8 \mu s$ period.

## SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh operation until cancelled by SELFX.
The Self-refresh mode is entered by applying an Auto-refresh command in conjunction with $\overline{\mathrm{PD}}=\mathrm{Low}$ (SELF). Once MB81N643289 enters the self-refresh mode, all inputs except for PD can be either logic high or low level state and outputs will be in a High-Z state. During Self-refresh mode, $\overline{P D}=$ Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.
Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

## SELF-REFRESH EXIT (SELFX)

To exit Self-refresh mode, $\overline{P D}$ must bring to High for at least 2 clock cycles together with NOP condition.
Refer to Timing Diagram for the detail procedure. It is recommended to issue at least one Auto-refresh command just after the trc period to avoid the violation of refresh period.
WARNING:A stable clock for lıock period with a constant duty cycle must be supplied prior to applying any command to insure the DLL is locked against the latest device conditions.
Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted both before the self-refresh entry and after the self-refresh exit.

## MB81N643289-50/-60 Preliminary (AE1E)

## ■ FUNCTIONAL DESCRIPTION (continued) MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS Latency, and Test Mode Entry (This Test Mode Entry must not be used.) Refer to MODE REGISTER TABLE in page 25.
The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all banks are in idle state and all DQS are in High-Z. The condition of the mode register is undefined after the power-up stage. It is required to set each field at power-up initialization.
Refer to POWER-UP INITIALIZATION below.
Note: $\quad$ The Extended Mode Register Set command (EMRS) and its DLL Enable function of EMRS field is only used at power-on sequence.

## POWER-UP INITIALIZATION

The MB81N643289 internal condition at and after power-up will be undefined. Since MB81N643289 adopts the method for two power supplies, which has two different power supply pins for internal core and I/O, it is required to follow the following Power On Sequence to execute read or write operation.

1. Apply $V_{D D}$ voltage to all $V_{D D}$ pins before or at the same time as $V_{D D Q}$ pins and attempt to maintain all input signals to be Low state (or at least $\overline{\mathrm{PD}}$ to be Low state).
2. Apply Vdd voltage to all Vddo pins before or at the same time as Vref.
3. Apply Vref.
4. Start clock after all power supplies reached in a specified operating range and maintain stable condition for a minimum of $200 \mu \mathrm{~s}$.
5. After the minimum of $200 \mu$ s stable power and clock, apply NOP condition and take $\overline{P D}$ to be High state.
6. Issue Page Close All Banks (PCA) command or Page Close Single Bank (PC) command to every banks.
7. Issue EMRS to enable DLL, DE = Low.
8. Issue Mode Register Set command (MRS) to reset DLL, DR = High. An additional clock input for lock*1 period is required to lock the DLL.
9. Apply minimum of two Auto-refresh command (REF).*2
10. Program the mode register by Mode Register Set command (MRS) with DR = Low.*2

Notes: *1. The llock depends on operating clock period. The loock is counted from "DLL Reset" at step-8 to any command input at step-10.
*2. The Mode Register Set command (MRS) can be issued before two Auto-refresh cycle (REF).

## POWER-DOWN

The MB81N643289 uses multiple power supply voltage. It is required to follow the reversed sequence of above Power On Sequence.

1. Take all input signals to be Vss or High-Z.
2. Deapply Vddq.
3. Deapply VDD after or at the same time as VDDQ.

## FUNCTIONAL DESCRIPTION (continued)



## MB81N643289-50/-60 Preliminary (AE1E)

## MODE REGISTER TABLE

MODE REGISTER SET


## EXTENDED MODE REGISTER SET (Note *4)

| ADDRESS | $\mathrm{BA}_{2}$ | $B^{\prime} A_{1}$ | BA | $\mathrm{A}_{10}$ | A9 | A8 | $A_{7}$ | A6 | A5 | A4 | А ${ }_{3}$ | $\mathrm{A}_{2}$ | $A_{1}$ | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTENDED MODE REGISTER | $0^{+3}$ | 0*3 | $1^{* 3}$ | RESERVED *4 |  |  |  |  |  |  |  |  |  | DE |


| $\mathrm{A}_{0}$ | DLL Enable (DE) |
| :---: | :--- |
| 0 | DLL Enable |
| 1 | DLL Disable |

Notes: *1. A combination of $B A_{2}=B A_{1}=B A_{0}=0$ (Low) selects standard Mode Register.
*2. This field must be set as 1 .
*3. A combination of $B A_{1-2}=0$ and $B A_{0}=1$ (High) selects Extended Mode Register.
*4. The RESERVED field must be set as 0 .
*5. Write latency $(W L)=C L-1$

ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Voltage of Vdo Supply Relative to Vss | Vdd, Vddo | -0.5 to +3.6 | V |
| Voltage at Any Pin Relative to Vss | Vin, Vout | -0.5 to +3.6 | V |
| Short Circuit Output Current | lout | $\pm 50$ | mA |
| Power Dissipation | PD | 2.0 | W |
| Storage Temperature | Tsta | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

## (Referenced to Vss)

| Parameter Notes | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | 2.3 | 2.5 | 2.7 | V |
|  | VDDQ | VDD | VDD | Vdo | V |
|  | Vss, Vssa | 0 | 0 | 0 | V |
| Input Reference Voltage *3 | Vref | Vodo/2 *98\% <br> (1.15V min) | VdDo/2 | $\begin{aligned} & \text { Vodo/2 * } 102 \% \\ & (1.35 \mathrm{~V} \text { max) } \end{aligned}$ | V |
| Single Ended DC Input High Level | $\mathrm{V}_{\text {H(DC) }}$ | $\mathrm{V}_{\text {geF }}+0.25$ | - | $V_{\text {dDQ }}+0.1$ | V |
| Single Ended DC Input Low Level | $V_{\text {ILIC }}$ | -0.1 | - | $V_{\text {ReF }}-0.25$ | V |
| Single Ended AC Input High Level *1 | $\mathrm{V}_{\text {H(AC) }}$ | $\mathrm{V}_{\text {REF }}+0.35$ | - | V ${ }_{\text {dDQ }}+0.1$ | V |
| Single Ended AC Input Low Level *2 | VIL(AC) | -0.1 | - | $\mathrm{V}_{\text {Ref }}-0.35$ | V |
| Differential DC Level Input Voltage | VIIN(D) | -0.1 | - | $V_{\text {dDQ }}+0.1$ | V |
| Differential DC Level Differential Input Voltage | Vswing(DC) | 0.50 | - | $V_{\text {dod }}+0.2$ | V |
| Differential AC Level Differential Input Voltage | $\mathrm{V}_{\text {swing(AC) }}$ | 0.70 | - | $V_{\text {dio }}+0.2$ | V |
| Differential AC Level Input Cross Point Voltage | $\mathrm{V}_{\text {( }(\mathrm{AC})}$ | Vodo/2-0.2 | Vodo/2 | $\mathrm{V}_{\text {dod }} / 2+0.2$ | V |
| Differential Input Signal Offset Voltage ${ }^{*} 4$ | Viso(AC) | Vodo/2-0.2 | Vodo/2 | $\mathrm{Vodo} / 2+0.2$ | V |
| Ambient Temperature | TA | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS (Continued)

## Notes:


*1. Overshoot limit: $\mathrm{V}_{\mathrm{IH}}$ (max)
$=\mathrm{VDD}+1 \mathrm{~V}$ for pulse width <= 4 ns acceptable, pulse width measured at $50 \%$ of pulse amplitude.

*2. Undershoot limit: $\mathrm{V}_{\mathrm{IL}}$ (min)
$=\mathrm{V}_{\text {ss }}-1.0 \mathrm{~V}$ for pulse width $<=4 \mathrm{~ns}$ acceptable, pulse width measured at $50 \%$ of pulse amplitude.
*3. VREF is expected to track variations in the DC level of $V_{D D Q}$ of the transmitting device.
Peak-to-Peak noise level on $V_{\text {REF }}$ may not exceed $+/-2 \%$ of the supplied DC value.
*4. $\mathrm{V}_{\text {Iso }}$ means $\left\{\mathrm{V}_{\operatorname{IN}(\mathrm{CLK})}+\mathrm{V}_{\operatorname{IN}(\overline{\text { CLK }})}\right\}$ / 2. Refer to Differential Input Signal Definition.
WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## Differential Input Signal Definition



## CAPACITANCE

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance, Address \& Control | $\mathrm{C}_{\mathrm{IN} 1}$ | 2.5 | - | 3.5 | pF |
| Input Capacitance, CLK \& $\overline{\mathrm{CLK}}$ | $\mathrm{C}_{\mathbb{N} 2}$ | 2.5 | - | 3.5 | pF |
| Input Capacitance, $\mathrm{DM}_{0}$ to $\mathrm{DM}_{3}$ | $\mathrm{C}_{\mathbb{I N} 3}$ | 4.0 | - | 5.5 | pF |
| I/O Capacitance | $\mathrm{Cl}_{\mathrm{I} / \mathrm{O}}$ | 4.0 | - | 5.5 | pF |

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note *1,*2,*3

| Parameter |  | Symbol | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Max. |  |
| Output Minimum Source DC Current *4 |  |  | Іон(DC) | $\mathrm{V}_{\mathrm{DDQ}}=2.3 \mathrm{~V}$ for min, 2.7V for max $\mathrm{V}_{\text {он }}=\mathrm{V}_{\text {DDQ }}-0.2 \mathrm{~V}$ | -4.0 | -6.8 | mA |
| Output Minimum Sink DC Current *4 |  | lol(DC) | $\begin{aligned} & \mathrm{V}_{\mathrm{DDQ}}=2.3 \mathrm{~V} \text { for min, } 2.7 \mathrm{~V} \text { for } \max \\ & \mathrm{VoL}=+0.2 \mathrm{~V} \end{aligned}$ | 4.0 | 6.8 | mA |
| Input Leakage Current (any input) |  | l । | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}} ; \\ & \text { All other pins not under test }=0 \mathrm{~V} \end{aligned}$ | -10 | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current |  | ILo | $0 V^{\leq} \leq V_{I N} \leq V_{D D} ;$ Data out disabled | -10 | 10 | $\mu \mathrm{A}$ |
| V reF Current |  | Inef |  | -10 | 10 | $\mu \mathrm{A}$ |
| Operating Current (Average Power Supply Current) | MB81N643289-50 MB81N643289-60 | lodis | $\begin{aligned} & \text { Burst Length }=2 \\ & \text { tck }=\text { min, } \\ & \text { trc }=\min \text { for } B L=2 \\ & \text { One bank active, } \\ & \text { Address change up to } 3 \text { times } \\ & \text { during tRC }(\min ) \\ & 0 V^{\leq} V_{\text {VI }} \leq V_{\text {IL }}(\max ), \\ & V_{\text {IH }}(\min ) \leq V_{\text {IN }} \leq V_{D D} \end{aligned}$ | - | 450 385 | mA |
| Standby Current | MB81N643289-50 <br> MB81N643289-60 | Idozn | $\overline{\mathrm{PD}}=\mathrm{V}_{\mathrm{H}}, \mathrm{tcK}=\min$ <br> All banks idle, NOP commands only, Input signals (except to CMD) are changed one time during 20 ns $\begin{aligned} & 0 V^{\leq} \leq V_{I N} \leq V_{\text {IL }}(\max ), \\ & V_{H H}(\min ) \leq V_{I N} \leq V_{D D} \end{aligned}$ | - | 85 75 | mA |
| Power Down Current |  | IDD2P | $\begin{aligned} & \overline{\mathrm{PD}}=\mathrm{V}_{\mathrm{IL}} \text {, tck }=\min \\ & \text { All banks idle, } \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}} \end{aligned}$ | - | 35 | mA |
| Active Standby Current (Power Supply Current) | MB81N643289-50 <br> MB81N643289-60 | Ido3n | $\overline{\mathrm{PD}}=\mathrm{V}_{\mathrm{H}}, \mathrm{tck}=\min$ <br> All banks Active, <br> NOP commands only, Input signals (except to CMD) are changed one time during 20 ns $0 \vee \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}(\max )$ $\mathrm{V}_{\mathrm{IH}}(\min ) \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | - | 235 200 | mA |

(Continued)
(Continued)

| Parameter |  | Symbol | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Max. |  |
| Bust Read Current (Average Power Supply Current) | MB81N643289-50 |  | IDD4R | $\begin{aligned} & \text { Burst Length }=4, \\ & \text { CAS Latency }=3, \\ & \text { All bank active, } \\ & \text { Gapples data, } \\ & \text { tck }=\min , \\ & 0 V^{\leq} \leq V_{I N} \leq V_{I L}(\max ), \\ & V_{I H}(\min ) \leq V_{I N} \leq V_{D D} \end{aligned}$ |  | 510 |  |
|  | MB81N643289-60 |  |  |  | 430 |  |
| Bust Write Current (Average Power Supply Current) | MB81N643289-50 | lodaw | $\begin{aligned} & \text { Burst Length }=4, \\ & \text { CAS Latency }=3, \\ & \text { All bank active, } \\ & \text { Gapless data, } \\ & \text { tck }=\min , \\ & 0 V \leq V_{I N} \leq V_{I L}(\max ), \\ & V_{I H}(\min ) \leq V_{I N} \leq V_{D D} \end{aligned}$ | - | 595 | mA |
|  | MB81N643289-60 |  |  |  | 505 |  |
| Auto-refresh Current (Average Power Supply Current) | MB81N643289-50 | ldo5 | Auto-refresh; tck $=\min , \quad$ trefl $=\min$ $0 \mathrm{~V}^{\leq} \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$ (max), $\mathrm{V}_{\mathrm{IH}}($ min $) \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | - | 320 | mA |
|  | MB81N643289-60 |  |  |  | 270 |  |
| Self-refresh Current (Average Power Supply Current) |  | Iod 6 | $\begin{aligned} & \text { Self-refresh; } \\ & \hline \mathrm{PD}=\mathrm{V}_{\mathrm{LL}}, \\ & 0 \mathrm{~V} \leq \mathrm{VIN}_{\mathrm{IN}} \leq \mathrm{VDD}^{2} \end{aligned}$ | - | 5 | mA |

Notes: *1. All voltages referenced to Vss.
*2. DC characteristics are measured after following the POWER-UP INITIALIZATION procedure.
*3. Iod depends on the output termination or load conditions, clock cycle rate, and number of address and command change within certain period. The specified values are obtained with the output open.
*4. Refer to output characteristics for the detail.

## MB81N643289-50/-60 <br> Preliminary (AE1E)

## DC CHARACTERISTICS (Continued)

## OUTPUT CHARACTERISTICS

Fig. 5 - Pull-down Characteristics


Fig. 6 - Pull-up Characteristics


## MB81N643289-50/-60 Preliminary (AE1E)

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note *1,*2,*3 AC PARAMETERS (CAS LATENCY DEPENDENT)

| Parameter | Symbol |  | MB81N643289-50 |  | MB81N643289-60 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Clock Period | tck | $\mathrm{CL}=3$ | 5.0 | 9.0 | 6.0 | 10.5 | ns |
|  |  | $\mathrm{CL}=2$ | 7.5 | 10.5 | 9.0 | 10.5 |  |

## AC PARAMETERS (ABSOLUTE BALES)

| Parameter | Notes | Symbol | MB81N643289-50 |  | MB81N643289-60 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Input Setup Time (Except for DQS, DM and DQs) | *4 | tis | 1.0 | - | 1.2 | - | ns |
| Input Hold Time (Except for DQS, DM and DQs) | *4 | tim | 1.0 | - | 1.2 | - | ns |
| Data Input Setup Time | *5 | tos | 0.6 | - | 0.7 | - | ns |
| Data Input Hold Time | *5 | tor | 0.6 | - | 0.7 | - | ns |
| DQS First Input Setup Time (Input Preamble Setup Time) | *4 | tospres | 0 | - | 0 | - | ns |
| Input Transition Time | *6 | t ${ }^{\text {t }}$ | 0.1 | 0.8 | 0.1 | 0.9 | ns |
| Power Down Exit and Self-refresh Exit Time | *4 | tppe | 3.0 | - | 3.6 | - | ns |

BASE VALUES FOR CLOCK COUNT/LATENCY (Note *7)

| Parameter | Notes | Symbol | MB81N643289-50 |  | MB81N643289-60 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Random Cycle Time |  | trc | 30 | - | 36 | - | ns |
| Active to Page Close Time |  | tras | 20 | 55000 | 24 | 55000 | ns |
| Page Close Single Bank to Active |  | tpCL | 10 | - | 12 | - | ns |
| Page Close All Bank to Active |  | tpCal | 20 | - | 24 | - | ns |
| Auto-refresh Cycle Time | *8 | trefc | 60 | - | 72 | - | ns |
| Auto-refresh Interval | *8 | trefi | - | 8.0 | - | 8.0 | $\mu \mathrm{s}$ |
| Time between Refresh | *8 | tref | - | 32 | - | 32 | ms |
| Pause Time after Power-on | *9 | tpause | 200 | - | 200 | - | $\mu \mathrm{s}$ |

## - AC CHARACTERISTICS (continued)

## AC PARAMETERS (FREQUENCY DEPENDANT) Note *10

| Parameter | Notes | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock High Time | *4 | tch | 0.45 * tck | - | ns |
| Clock Low Time | *4 | tcL | 0.45 * tck | - | ns |
| DQS Low to High Input Transition Setup Time from CLK | *4, *11 | topss | $(\mathrm{CL}-1-0.25)^{*}$ tck | $(C L-1+0.25)^{*}$ tck | ns |
| DQS First Low Input Hold Time (Input Preamble Hold Time) | *4 | tospreh | 0.25 * tck | - | ns |
| DQS First Low Input Pulse Width (Input Preamble Pulse Width) |  | tospre | 0.4 * tck | 0.6 * tck | ns |
| DQS Last Low Input Hold Time (Input Postamble Hold Time) |  | tospst | 0.4 * tck | 0.6 * tck | ns |
| DQ, DQS, DM Input Pulse Width |  | toIPw | 0.35 * tck | - | ns |
| DQS Input Falling Edge to Clock Setup Time |  | toss | $\begin{gathered} 0.2 \text { * tck } \\ \text { (1.5 ns min) } \end{gathered}$ | - | ns |
| DQS Input Falling Edge to Clock Hold Time |  | tosh | $\begin{gathered} 0.2 \text { * tck } \\ \text { (1.5 ns min) } \end{gathered}$ | - | ns |
| QS Access Time from Clock | *4 | tckos | $-0.1{ }^{*}$ tск -0.2 | 0.1 * tck +0.2 | ns |
| Data Access Time from CLK | *4 | $t_{\text {AC }}$ | -0.1 * tck -0.2 | 0.1 * tck +0.2 | ns |
| Data Output Valid Time |  | toh | $-0.1{ }^{*}$ tск -0.2 | 0.1 * tck +0.2 | ns |
| DQS Output in Low-Z (Output Preamble Setup Time) | *4, *12 | toscz | $-0.1^{*}$ tск -0.2 | - | ns |
| DQS First Low Output Hold Time (Output Preamble Hold Time) | *4 | tospre | 0.9 * tск -0.2 | 1.1 * tck +0.2 | ns |
| DQS Last Low Output Hold Time (Output Postamble Hold Time) | *4, *13 | tospst | 0.4 * tск- 0.2 | 0.6 * tck +0.2 | ns |
| DQS Last Low Output in High-Z from CLK to CLK | *4, *13 | toshz | - | 0.1 * tck +0.2 | ns |
| QS Pulse Width |  | tosp | 0.4 * tck -0.2 | - | ns |
| Data Output Valid Time from DQS |  | tosqv | 0.4 * tск -0.4 | - | ns |
| Data Output skew from DQS | *5 | toso | $-0.1{ }^{*}$ tck | 0.1 * tck | ns |
| DQ Output in Low-Z | *4, *12 | tız | -0.1 * tск -0.2 | - | ns |
| DQ Output in High-Z | *4, *13 | thz | -0.1* tск -0.2 | 0.1 * tck +0.2 | ns |

## AC CHARACTERISTICS (continued)

## EXAMPLE OF FREQUENCY DEPENDANT AC PARAMETERS (@ Minimum tck)

| Parameter |  | Symbol | $\mathrm{t}_{\mathrm{ck}}=5 \mathrm{~ns}$ |  | $\mathrm{t}_{\mathrm{ck}}=6 \mathrm{~ns}$ |  | $\mathrm{tck}_{\text {c }}=7.5 \mathrm{~ns}$ |  | $\mathrm{tck}_{\mathrm{c}}=9 \mathrm{~ns}$ |  | $\mathrm{tck}_{\mathrm{c}}=10.5 \mathrm{~ns}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Clock High Time |  |  | tch | 2.3 | - | 2.7 | - | 3.4 | - | 4.1 | - | 4.8 | - | ns |
| Clock Low Time |  | tcL | 2.3 | - | 2.7 | - | 3.4 | - | 4.1 | - | 4.8 | - | ns |
| DQS Low to High Input Transition Setup Time from CLK | CL=2 | toass | 3.8 | 6.3 | 4.5 | 7.5 | 5.7 | 9.4 | 6.8 | 11.3 | 7.9 | 13.2 |  |
|  | CL=3 |  | 8.8 | 11.3 | 10.5 | 13.5 | 13.2 | 16.9 | 15.8 | 20.3 | 18.4 | 23.7 |  |
| DQS First Low Input Hold Time (Input Preamble Hold Time) |  | tospreh | 1.3 | - | 1.5 | - | 1.9 | - | 2.3 | - | 2.7 | - | ns |
| DQS First Low Input Pulse Width (Input Preamble Pulse Width) |  | tospre | 2.0 | 3.0 | 2.4 | 3.6 | 3.0 | 4.5 | 3.6 | 5.4 | 4.2 | 6.3 | ns |
| DQS Last Low Input Hold Time (Input Postamble Hold Time) |  | tospst | 2.0 | 3.0 | 2.4 | 3.6 | 3.0 | 4.5 | 3.6 | 5.4 | 4.2 | 6.3 | ns |
| DQ, DQS, DM Input Pulse Width |  | topw | 1.8 | - | 2.1 | - | 2.7 | - | 3.2 | - | 3.7 | - | ns |
| DQS Input Falling Edge to Clock Setup Time |  | toss | 1.5 | - | 1.5 | - | 1.5 | - | 1.8 | - | 2.1 | - | ns |
| DQS Input Falling Edge to Clock Hold Time |  | tosh | 1.5 | - | 1.5 | - | 1.5 | - | 1.8 | - | 2.1 | - | ns |
| QS Access Time from Clock |  | tckas | -0.7 | 0.7 | -0.8 | 0.8 | -1.0 | 1.0 | -1.1 | 1.1 | -1.3 | 1.3 | ns |
| Data Access Time from CLK |  | tac | -0.7 | 0.7 | -0.8 | 0.8 | -1.0 | 1.0 | -1.1 | 1.1 | -1.3 | 1.3 | ns |
| Data Output Valid Time |  | tor | -0.7 | 0.7 | -0.8 | 0.8 | -1.0 | 1.0 | -1.1 | 1.1 | -1.3 | 1.3 | ns |
| DQS Output in Low-Z (Output Preamble Setup Time) |  | tosız | -0.7 | - | -0.8 | - | -1.0 | - | -1.1 | - | -1.3 | - | ns |
| DQS First Low Output Hold Time (Output Preamble Hold Time) |  | tospre | 4.3 | 5.7 | 5.2 | 6.8 | 6.6 | 8.5 | 7.9 | 10.1 | 9.3 | 11.8 | ns |
| DQS Last Low Output Hold Time (Output Postamble Hold Time) |  | tospst | 1.8 | 3.2 | 2.2 | 3.8 | 2.8 | 4.7 | 3.4 | 5.6 | 4.0 | 6.5 | ns |
| DQS Last Low Output in High-Z from CLK to CLK |  | toshz | - | 0.7 | - | 0.8 | - | 1.0 | - | 1.1 | - | 1.3 | ns |
| QS Pulse Width |  | tosp | 1.8 | - | 2.2 | - | 2.8 | - | 3.4 | - | 4.0 | - | ns |
| Data Output Valid Time from DQS |  | tosov | 1.6 | - | 2.0 | - | 2.6 | - | 3.2 | - | 3.8 | - | ns |
| Data Output skew from DQS |  | toso | -0.5 | 0.5 | -0.6 | 0.6 | -0.8 | 0.8 | -0.9 | 0.9 | -1.1 | 1.1 | ns |
| DQ Output in Low-Z |  | tız | -0.7 | - | -0.8 | - | -1.0 | - | -1.1 | - | -1.3 | - | ns |
| DQ Output in High-Z |  | thz | -0.7 | 0.7 | -0.8 | 0.8 | -1.0 | 1.0 | -1.1 | 1.1 | -1.3 | 1.3 | ns |

## AC CHARACTERISTICS (continued)

## MINIMUM LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)

| Parameter |  | Symbol | BL = 2 | BL = 4 | BL = 8 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAS (ACT) to CAS (Read) Delay (minimum) (Applicable to same bank) | $C L=3$ | 1 lrcD | 3 | 3 | 3 | tck |
|  | $C L=2$ |  | 2 | 2 | 2 | tck |
| RAS (ACT) to CAS (Write) Delay (minimum) (Applicable to same bank) | $C L=3$ | IRCDW | 1 | 1 | 1 | tck |
|  | $C L=2$ |  | 1 | 1 | 1 | tck |
| Write Command to Read Command Delay Time (Applicable to other bank in page open) | $C L=3$ | IwRD | 2 | 3 | 5 | tck |
|  | $C L=2$ |  | 2 | 3 | 5 | tck |
| Read with Auto-close to Next Command Input Delay (Applicable to same bank) | $C L=3$ | IrdA | 3 | 4 | 6 | tck |
|  | $C L=2$ |  | 3 | 4 | 6 | tck |
| Write with Auto-close Command to Next Command Input Delay (Applicable to same bank) | $C L=3$ | Iwal | 7 | 8 | 10 | tck |
|  | $C L=2$ |  | 6 | 7 | 9 | tck |
| Read to Page Close Command Delay (Applicable to same bank) | $C L=3$ | IRPL | 1 | 2 | 4 | tck |
|  | $C L=2$ |  | 1 | 2 | 4 | tck |
| Write to Page Close Command Delay (Applicable to same bank) | $C L=3$ | IWPL | 5 | 6 | 8 | tck |
|  | $C L=2$ |  | 4 | 5 | 7 | tck |
| CAS to CAS Delay (Applicable to same bank) | $C L=3$ | Icco | 1 | 2 | 4 | tck |
|  | $C L=2$ |  | 1 | 2 | 4 | tck |
| CAS to CAS Bank Delay (Applicable to other bank) | $C L=3$ | Icbi | 1 | 2 | 4 | tck |
|  | $C L=2$ |  | 1 | 2 | 4 | tck |
| Read Command to Write Command Lead Time (Applicable to any bank in page open) | $C L=3$ | IrwL | 3 | 4 | 6 | tck |
|  | $C L=2$ |  | 3 | 4 | 6 | tck |
| Write Command to Read Command Lead time (Applicable to same bank) | $C L=3$ | IWrL | 5 | 6 | 8 | tck |
|  | $C L=2$ |  | 4 | 5 | 7 | tck |
| Mode Register Set Cycle Time | $C L=3$ | Insc | 2 | 2 | 2 | tck |
|  | $C L=2$ |  | 2 | 2 | 2 | tck |
| Power Down Exit to Next Command Input Delay (Minimum) | $C L=3$ | Ipdex | 2 | 2 | 2 | tck |
|  | $C L=2$ |  | 2 | 2 | 2 | tck |
| Active Command to Next Active (Applicable to other bank) | $C L=3$ | IRRD | 1 | 1 | 1 | tck |
|  | $C L=2$ |  | 1 | 1 | 1 | tck |
| $\overline{\mathrm{PD}}$ Low to Command/Address Input Inactive | $C L=3$ | IPD | 1 | 1 | 1 | tck |
|  | CL $=2$ |  | 1 | 1 | 1 | tck |
| Clock Lock-on Time *14 | tck $\leq 7.5 \mathrm{~ns}$ | ILock | 400 | 400 | 400 | tck |
|  | 7.5 to tck(max) |  | 630 | 630 | 630 | tck |

## MB81N643289-50/-60 Preliminary (AE1E)

## AC CHARACTERISTICS (continued)

Notes: *1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure and stable clock input with constant clock period and with $50 \%$ duty cycle.
*2. Access Times assume input slew rate of $1 \mathrm{~ns} /$ volt between $\mathrm{V}_{\text {ref }}+0.35 \mathrm{~V}$ to $\mathrm{V}_{\text {bef- }} 0.35 \mathrm{~V}$, where $\mathrm{V}_{\text {ref }}$ is $V_{D D o} / 2$, with 1 resistor and 1 capacitor load conditions. Refer to AC TEST LOAD CIRCUIT in page 36.
*3. $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ is a typical reference level for measuring timing of input signals.
Transition times are measured between $\mathrm{V}_{\text {IH }}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ unless otherwise noted.
Refer to AC TEST CONDITIONS in page 36.
*4. This parameter is measured from the cross point of CLK and CLK input.
*5. This parameter is measured from signal transition point of DQS input crossing Vref level.
*6. $\mathrm{t}_{\mathrm{t}}$ is defined as the transition time between $\mathrm{V}_{\mathrm{H}}(\mathrm{AC})(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\mathrm{AC)}(\mathrm{max})$.
*7. All base values are measured from the cross point of the rising edge of CLK and falling edge of CLK at the command input to the cross point of same clock input condition for the next command input. All clock counts (= latency) are calculated by a simple formula:
clock count equals base value divided by clock period (round off to a whole number).

$$
\text { Clock } \geq \frac{\text { Base Value }}{\text { Clock Period }} \text { (Round off a whole number) }
$$

*8. Total of 4096 REF command must be issued within tref(max). treFc is a reference value for distributed refresh and specifies the time between one REF command to next REF command except for a condition where $\overline{\mathrm{PD}}=\mathrm{L}$ during Self-Refresh mode.
*9. Specified when the clock input is started on the condition of the stable supply voltage.
*10. Frequency dependent AC parameters are scalable by actual clock period (tck) and affected by an abrupt change of duty cycle, jitters on clock input, $T_{A}$ and level of $V_{D D}$ and $V_{\text {doa. }}$. The internal DLL circuit can adjust delay time to change and following level change of $V_{D D}$ and $V_{D D O}$, (change rate of $T_{A} \leq 0.1^{\circ} \mathrm{C}$ / 20 ns , change rate of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDO}} \leq 1 \mathrm{mV} / 10 \mathrm{~ns}$.
If change rate is bigger than these value, frequency dependent AC parameters affected by jitters causing by these change.)
*11. More than 2 signal edge of DQS $_{0 \cdot 3}$ should not be input within 1 clock (tck) cycle.
*12. Low-Z (Low Impecdnce State) is specified and measured at Vod / $2+/-200 \mathrm{mV}$ from standby state.
*13. thz are specified where output buffer is no longer driven.
*14. Clock period must satisfy specified tck and it must be stable.
Applicable also if device operating conditions such as supply voltages, case temperature, and/or clock frequency (tck difference must be 0.2 ns and under) is changed during any operation.

## AC CHARACTERISTICS (continued)

Fig. 7 - EXAMPLE OF AC TEST LOAD CIRCUIT (2.5 V CMOS Source Termination)


Note: By adding appropriate correlation factors to the test conditions, tAC and tOH measured when the Output is coupled to the Output Load Circuit are within specifications.

## AC TEST CONDITIONS

| Parameters | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Single-end Input |  |  |  |
| Input High Level | VIH | Vref+0.35 | V |
| Input Low Level | VIL | $V_{\text {Ref-0. }} 0.35$ | V |
| Input Reference Level | Vref | Vddo/2 | V |
| Input Slew Rate | SLEW | 1.0 | V/ns |
| Differential Input (CLK and CLK) |  |  |  |
| Input Reference Level | Vr | $\mathrm{V}_{\text {x(AC) }}$ | V |
| Input Level | Vswing | 0.7 | V |
| Input Slew Rate | SLEW | 1.0 | V/ns |

Vx means the actual cross point between CLK and $\overline{C L K}$ input.

## AC CHARACTERISTICS (continued)

Fig. 8 - AC TIMING of CLK \& $\overline{\text { CLK }}$


Note: Reference level for AC timings of clock are the cross point of CLK and $\overline{C L K}$ as specified in $V x$.

Fig. 9 - AC TIMING of Command Input \& Address


Note: The cross point of CLK and $\overline{\operatorname{CLK}}(\mathrm{V} x)$ is used for command and address input. The reference level of single ended input is Vref.

Fig. 10 - AC TIMING of Write Mode (Data Strobe, Write Data and Data Mask Input)


## AC CHARACTERISTICS (continued)

Fig. 11 - AC TIMING of Read Mode (Clock to DQS Output Delay Time)


Note: DQS Access time (tosck) is measured from the cross point of clock ( $\mathrm{V} x$ ) and $\mathrm{V}_{\text {ref. }}$
The end of tospst and toshz specification is defined at where output buffer is no longer driven.

Fig. 12 - AC TIMING of Read Mode (Clock to Data Output Delay Time)


Note: Access time ( $\mathrm{t}_{\mathrm{Ac}}$ ) is measured from the cross point of clock ( V x ) and $\mathrm{V}_{\text {REF }}$ The end of thz specification is defined at where output buffer is no longer driven.

Fig. 13 - AC TIMING of Read Mode (DQS Output to Data Output Delay Time)


Note: DQS Output Edge to Data Output Edge Skew Time (tasQ) is measured from VDDQ/2 to VDDQ/2.

# MB81N643289-50/-60 Preliminary (AE1E) 

## AC CHARACTERISTICS (continued)

Fig. 14 - AC TIMING, PULSE WIDTH


Fig. 15 - AC TIMING of Power Down Mode


Note: Minimum 2 clock cycles is required for complete power down on clock buffer.

Fig. 16 - AC TIMING of Self-refresh Mode


Note: 1. Minimum 2 clock cycles is required for complete power down on clock buffer.
$2 \overline{\mathrm{PD}}$ must maintain High level and clock must be provided during the lock period. Іьoск must be satisfied before any command input.

## TIMING DIAGRAMS

## TIMING DIAGRAM - 1 : PAGE MODE READ (Timing assumes Same Bank Access)



Notes: 1. Irco :Latency of ACTV to Read command input delay.
2. Icco :Latency of CAS to CAS delay (Page cycle time).
3. IRpL :Latency of Read command to Page Close lead time.
4. tpcl :Page Close to next command lead time.

## TIMING DIAGRAM - 2 : RANDOM READ WITH AUTO-CLOSE (Timing assumes CL=3, Same Bank Access)



Note: Irda : Latency of Read with Auto Close command

TIMING DIAGRAM - 3 : RANDOM WRITE (Timing assumes CL=3, BL=4, Same Bank Access)


Notes: 1 lrcow : Letency of ACTV to Write command input delay is minimum 1 clock.
2 IwpL : Latency of Write command to Auto Close command lead time.

TIMING DIAGRAM - 4 : RANDOM WRITE WITH AUTO-CLOSE (Timing assumes $\mathrm{CL}=3, \mathrm{BL}=4$, Same Bank Access)


Note: Iwal : Latency Write with Auto Close command to next Active command lead time.

TIMING DIAGRAM - 5 : PAGE MODE WRITE (Timing assumes CL=3, BL=4, Same Bank Access)


TIMING DIAGRAM - 6 : PAGE MODE WRITE (Timing assumes CL=3, BL=2, Same Bank Access)


TIMING DIAGRAM - 7 : RANDOM READ (Timing assumes CL=3, BL=4, Multiple Bank Access)


Notes: 1 Icbd : Latency of CAS to CAS Bank Delay
2 Irrd : Latency of Active command to next Active command.

TIMING DIAGRAM - 8 : RANDOM READ (Timing assume $C L=3, B L=4$, Multiple Bank Access)


TIMING DIAGRAM - 9 : RANDOM WRITE (Timing assumes CL=3, BL=4, Multiple Bank Access)


TIMING DIAGRAM - 10 : RANDOM WRITE (Timing assumes $C L=2, B L=4$, Multiple Bank Access)


TIMING DIAGRAM - 11 : RANDOM READ / WRITE
(Timing assumes CL=2, BL=2, Same Bank Access)


TIMING DIAGRAM - 12 : RANDOM READ / WRITE
(Timing assumes CL=2, BL=4, Same Bank Access)


TIMING DIAGRAM - 13 : PAGE MODE READ / WRITE (Timing assumes CL=3, BL=4, Same Bank Access)


Notes: 1. IrwL : Letency of Read to Write command.
2. IwrL : Latency of Read to Write command in same bank.

TIMING DIAGRAM - 14 : PAGE MODE READ / WRITE (Timing assumes CL=3, BL=4, Multiple Bank Access)


Notes: 1. Iwrd : Latency of Write to Read command in different bank.
2. Data Strobe Input must be applied after or before output of DQS is in High-Z.

TIMING DIAGRAM - 15 : PAGE MODE READ / WRITE (Timing assumes CL=3, BL=4, Multiple Bank Access)


TIMING DIAGRAM - 16 : AUTO-REFRESH
(Timing assumes $\mathrm{CL}=2, \mathrm{BL=}=2$ )


Note: Refresh command can be issued all banks has been closed.

## TIMING DIAGRAM - 17 : SELF-REFRESH (Timing assumes CL=2)



## TIMING DIAGRAM - 18 : POWER DOWN (Timing assumes any CL)



Note: Ipdex: Latency of Power Down Exit to next command input delay. $t_{\text {tref }}$ must be satisfied for burst refresh and taref must be satisfied for distributed refresh.

TIMING DIAGRAM - 19 : MODE REGISTER SET (Timing assumes any CL and frequency)


Note: IRsc : Latency of Mode Register Set to next command lead time.


## MB81N643289-50/-60 Preliminary (AE1E)

## SCITT TEST MODE

## ABOUT SCITT

SCITT (Static Component Interconnection Test Technology) is an XNOR circuit based test technology that is used for testing interconnection between SDRAM and SDRAM controller on the printed circuit boards. SCITT provides inexpensive board level test mode in combination with boundary-scan. The basic idea is simple, consider all output of SDRAM as output of XNOR circuit and each output pin has a unique mapping on the input of SDRAM. The ideal schematic block diagram is as shown below.


It is static and provides easy test pattern that result in a high diagnostic resolution for detecting all open/short faults.

## MB81N643289-50/-60 Preliminary (AE1E)

## SCITT TEST SEQUENCE

The followings are the SCITT test sequence. SCITT Test can be executed after power-on and prior to Precharge command in POWER-UP INITIALIZATION. Once Precharge command is issued to SDRAM, it never get back to SCITT Test Mode during regular operation for the purpose of a fail-safe way in get in and out of test mode.

1. Apply $V_{D D}$ voltage to all $V_{D D}$ pins before or at the same time as $V_{D D O}$ pins and attempt to maintain all input signals to be Low state (or at least PD to be Low state).
2. Apply $V_{d o}$ voltage to all $V_{d o d}$ pins before or at the same time as $V_{\text {ref. }}$
3. Apply Vref.
4. Maintain stable power for a minimum of $100 \mu \mathrm{~s}$.
5. Enter SCITT test mode.
6. Execute SCITT test.
7. Exit from SCITT mode.

It is required to follow Power On Sequence to execute read or write operation.
8. Start clock after all power supplies reached in a specified operating range and maintain stable condition for a minimum of $200 \mu \mathrm{~s}$.
9. After the minimum of $200 \mu \mathrm{~s}$ stable power and clock, apply NOP condition and take $\overline{\mathrm{PD}}$ to be High state.
10.Issue Page Close All Banks (PCA) command or Page Close Single Bank (PC) command to every banks.
11.Issue EMRS to enable DLL, DE = Low.
12. Issue Mode Register Set command (MRS) to reset DLL, DR = High. An additional clock input for loock*1 period is required to lock the DLL.
13.Apply minimum of two Auto-refresh command (REF).*2
14. Program the mode register by Mode Register Set command (MRS) with DR = Low.*2

The $5,6,7$ steps define the SCITT mode available. It is possible to skip these steps if necessary (Refer to POWERUP INITIALIZATION).

Notes: *1. The lock depends on operating clock period. The llock is counted from "DLL Reset" at step-8 to any command input at step-10.
*2. The Mode Register Set command (MRS) can be issued before two Auto-refresh cycle.

COMMAND TRUTH TABLE Note *1

|  | Control |  |  | Input |  |  |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CAS }}$ | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{P D}}$ | $\overline{\text { WE }}$ | $\overline{\text { RAS }}$ | $\mathrm{A}_{0}$ to $\mathrm{A}_{10}$, $B A_{0}$ to $B A_{2}$ | $\begin{aligned} & \text { DM }_{0} \\ & \text { to } \\ & \text { DM }_{3} \end{aligned}$ | $\frac{\text { CLK, }}{\text { CLK }}$ | $\begin{gathered} \mathrm{DQ}_{0} \\ \mathrm{to}^{\mathrm{DO}}{ }_{31} \end{gathered}$ | $\begin{aligned} & \mathrm{DQS}_{0} \\ & \text { to } \\ & \text { DQS } \end{aligned}$ |
| SCITT mode entry | $\mathrm{H} \rightarrow \mathrm{L}^{* 2}$ | L | L | X | X | X | X | X | X | X |
| SCITT mode exit | $\mathrm{L} \rightarrow \mathrm{H}^{*}$ | $\mathrm{H}^{* 5}$ | L ${ }^{5}$ | X | X | X | X | X | X | X |
| SCITT mode output enable *4 | L | L | H | V | V | V | V | V | V | V |

Notes: *1. L = Logic Low, H = Logic High, V = Valid, X = either L or H
*2. The SCITT mode entry command assumes the first $\overline{\mathrm{CAS}}$ falling edge with $\overline{\mathrm{CS}}$ and $\overline{\mathrm{PD}}=\mathrm{L}$ after power on.
*3. The SCITT mode exit command assumes the first CAS rising edge after the test mode entry.
*4. Refer the test code table.
*5. $\overline{\mathrm{CS}}=\mathrm{H}$ or $\mathrm{CKE}=\mathrm{L}$ is necessary to disable outputs in SCITT mode exit.

## TEST CODE TABLE

DQ ${ }^{\text {to }} \mathrm{DQ}_{31}$ and $\mathrm{DQS}_{0}$ to $\mathrm{DQS}_{3}$ output data is static and is determined by following logic during the SCITT mode operation.

```
DQ0 = RAS xnor Ao
DQ1 = RAS xnor A1
DQ2 = \overline{RAS xnor A}
DQ3}=\overline{RAS}\timesnor A
DQ4 = \overline{RAS xnor A4}
DQ5 = RAS xnor A5
DQ6 = \overline{RAS xnor A6}
DQ
DQ8 = \overline{RAS xnor A8}
DQ9 = \overline{RAS xnor A9}
DQ10 = \overline{RAS xnor A10}
DQ11 = \overline{RAS xnor BA}
```

```
DQ12 = RAS xnor BA
DQ13 = RAS xnor BA2
DQ14 = \overline{RAS xnor DM0}
DQ15 = \overline{RAS xnor DM}
DQ16 = \overline{RAS }}\mathrm{ xnor DM2
DQ17 = \overline{RAS xnor DM3}
DQ18 = \overline{RAS }}\times\mathrm{ nor CLK
DQ19 = \overline{RAS }}\timesnor \overline{CLK
DQ20 = \overline{RAS xnor WE}
DQ21 = A0 xnor A A
DQ22 = A0 xnor A2
\(\mathrm{DQ}_{23}=\mathrm{A}_{0}\) xnor \(\mathrm{A}_{3}\)
```

| $\mathrm{DQ}_{24}=\mathrm{A}_{0} \mathrm{xnor} \mathrm{A}_{4}$ |
| :---: |
| $\mathrm{DQ}_{25}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{5}$ |
| $\mathrm{DQ}_{26}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{6}$ |
| $\mathrm{DQ}_{27}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{7}$ |
| $\mathrm{DQ}_{28}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{8}$ |
| $\mathrm{DQ}_{29}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{9}$ |
| $\mathrm{DQ}_{30}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{A}_{10}$ |
| $\mathrm{DQ}_{31}=\mathrm{A}_{0} \times \mathrm{nnor} \mathrm{BA}_{0}$ |
| DQS ${ }_{0}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{BA}_{1}$ |
| DQS ${ }_{1}=\mathrm{A}_{0} \times \mathrm{xnor} \mathrm{BA}_{2}$ |
| $\mathrm{DQS}_{2}=\mathrm{A}_{0} \times \mathrm{nor}$ |
| $\mathrm{DQS}_{3}=\mathrm{A}_{0}$ |

$\mathrm{DQ}_{24}=\mathrm{A}_{0}$ xnor $\mathrm{A}_{4}$
$\mathrm{DQ}_{25}=\mathrm{A}_{0}$ xnor $\mathrm{A}_{5}$
$\mathrm{QQ}_{26}=\mathrm{A}_{0}$ xnor $\mathrm{A}_{6}$
DQz Aoxnor
$\mathrm{DQ}_{29}=\mathrm{A}_{0} \times n$ nor $\mathrm{A}_{9}$
$\mathrm{B}_{3}=\mathrm{A}_{0} \times \mathrm{nnor}_{\mathrm{A}}^{10}$
$D Q S_{0}=A_{0}$ xnor $B A_{1}$
$\mathrm{DQS}_{1}=\mathrm{A}_{0} \times n$ nor $\mathrm{BA}_{2}$
$\mathrm{DQS}_{3}=\mathrm{A}_{0} \times n$ nor $\mathrm{DM}_{1}$

## - EXAMPLE OF TEST CODE TABLE



## AC SPECIFICATION

| Parameter | Description | Minimum | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: |
| tтs | Test mode entry set up time | 10 | - | ns |
| tтh | Test mode entry hold time | 10 | - | ns |
| tepd | Test mode exit to power on sequence delay time | 10 | - | ns |
| ttlz | Test mode output in Low-Z time | 0 | - | ns |
| tтHz | Test mode output in High-Z time | 0 | 20 | ns |
| tтCa | Test mode access time from control signals <br> (output enable \& chip select) | - | 40 | ns |
| tтia | Test mode Input access time | 0 | 20 | ns |
| tтoh | Test mode Output Hold time | 10 | - | ns |
| tetd | Test mode entry to test delay time | 30 | - | ns |
| tтiн | Test mode input hold time | - | ns |  |

TIMING DIAGRAMS








## PACKAGE DIMENSIONS

## 86-pin plastic TSOP (II) (FPT-86P-M01)


© 1996 FUJITSU LIMITED F86001S-IC-1
Dimensions in mm (inches)

## MEMO

## MEMO

## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3753
Fax: (044) 754-3332
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED \#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

F0003
© FUJITSU LIMITED Printed in Japan

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and office equipment industrial, communications, and measurement equipment, personal or household devices, etc.).

IMPORTANT NOTE: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high lives of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

There is a slight risk of failure with all semiconductor devices. You must protect against injury, damage to loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If the products described in this document represent goods or technologies subject to restrictions based on the Foreign Exchange and Foreign Trade Control Low, you must obtain permission to export these products.

