


FMM4023KE

1.0625Gbps Port Bypass Circuit

KE



DESCRIPTION

The FMM4023 is a quad port bypass circuit designed with 0.5 μ m GaAs MESFET technology for 1.0625Gbps Fibre Channel applications. Small Computer Systems Interface (SCSI) is the common interface medium for large computer systems and peripherals today. Advances in multimedia have significantly increased the demand for high speed data transmission interfaces. Fibre Channel products are the next generation of serial interface which are capable of Gbps data transmission rates.

FEATURES

- 4 Loop Resiliency Circuits for 1.0625Gbps Fibre Channel
- Low Power Consumption: 0.3W
- Single Power Supply Voltage: +3.3V
- LVTTTL and PECL Interface
- Thermally Enhanced, QFP44 Mold Package with Heat Sink

ABSOLUTE MAXIMUM RATINGS (Ambient Temperature Ta = 25°C)

The maximum ratings are the limit values that must never be exceeded even for an instant. The device will not be damaged as long as the device is used within the maximum ratings specified.

Parameter	Symbol	Values	Unit
Supply Voltage	V _{DD}	-0.5 ~ +4.0	V
Output Current	PECL	I _{OUTP}	-50 ~ +50
	LVTTTL	I _{OUTT}	-25 ~ +25
Input Voltage	PECL	V _{INP}	-0.5 ~ V _{DD} +0.5
	LVTTTL	V _{INT}	-0.5 ~ 5.5
Maximum Input ESD (MIL-STD-883C)	V _{ESD}	1500	V
Storage Temperature	T _{STG}	-65 ~ +150	°C
Case Temperature	T _C	-55 ~ +120	°C

RECOMMENDED OPERATING CONDITIONS

The recommended operating conditions are the recommended values for assuring normal logic operation. When the device is used within the specified operating conditions, the electrical characteristics(DC and AC characteristics) described below are assured.

Parameter	Symbol	Values	Unit
Supply Voltage	V _{DD}	+3.3 ~ \pm 5%	V
AC Coupled Differential PECL Output Load	R _L	50	Ω
Ambient Temperature	T _A	0 ~ +70	°C
Junction Temperature	T _J	0 ~ +100	°C

FMM4023KE

1.0625Gbps Port Bypass Circuit

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS for PECL ($V_{DD}=3.3V$, $T_A=25^\circ C$)

Parameter	Symbol	Test Conditions	Limit		Unit
			Min.	Max.	
Single Ended Output Voltage Swing	V_{OUTL}	50 Ω to $V_{DD} - 2.0V$	600	1300	mV
Differential Input Voltage Swing	V_{IND}	-	200	2600	mV

DC CHARACTERISTICS FOR LVTTTL ($V_{DD}=3.3V$, $T_A=25^\circ C$)

Parameter	Symbol	Test Conditions	Value		Unit
			Min.	Max.	
Output HIGH Voltage	V_{OH}	$I_{OH}=-1.0mA$	2.4	V_{DD}	V
Output LOW Voltage	V_{OL}	$I_{OL}=+1.0mA$	0	0.6	V
Input HIGH Voltage	V_{IH}	-	2.0	5.5	V
Input LOW Voltage	V_{IL}	-	0	0.8	V
Input HIGH Current	I_{IH}	$V_{IN}=V_{DD} - 0.5V$	-	50	μA
Input LOW Current	I_{IL}	$V_{IN}=0.5V$	-500	-	μA

SUPPLY CURRENT

Parameter	Symbol	Test Conditions	Limit		Unit
			Min.	Max.	
Supply Current	I_{DD}	$V_{DD} = 3.3V$, $T_A = 25^\circ C$ 50 Ω to $V_{DD} - 2.0V$	-	130	mA

AC CHARACTERISTICS ($V_{DD}=3.3V$, $T_A=25^\circ C$)

Parameter	Symbol	Test Conditions	Value		Unit
			Min.	Max.	
Serial Baud Rate	B_r		-	1300	Mbps
PECL Output Rise and Fall Time	T_{tr} , T_{tf}	20% to 80% 50 Ω single ended load	-	300	pS
Random Jitter	JRC	IN to OUT(SELn=Low)	-	10	pS
Deterministic Jitter	JDC	IN to OUT(SELn=Low)	-	100	pS






Figure 1: Functional Block Diagram of FMM4023KE

FMM4023KE

1.0625Gbps Port Bypass Circuit

Function of Port Bypass

The FMM4023 has four port bypass circuits cascaded into a single device. Port bypass is used to provide loop resiliency or electronic bypass in Fibre Channel Arbitrated Loop (FC-AL) configurations. The basic function of the loop resiliency circuits is a 2:1 multiplexer. There are two inputs to each bypass circuit, the loop signal (IN) and the local drive input signal (LI-n). The select signal (SELn) controls which input signal is selected. If SEL is high, the disk drive is connected to the loop. If SEL is Low, data is bypassed to the next port. If a disk drive is not present or not functioning properly, the multiplexer functions as a switch to re-route the loop signal. Table 1 shows the data flow of each multiplexer in a truth table format.

Table 1: Truth Table

SELECTOR INPUT				DATA OUTPUT				
SEL1	SEL2	SEL3	SEL4	LO1	LO2	LO3	LO4	OUT
L	L	L	L	IN	IN	IN	IN	IN
H	H	H	H	IN	LI1	LI2	LI3	LI4
H	L	L	L	IN	LI1	LI1	LI1	LI1
L	H	L	L	IN	IN	LI2	LI2	LI2
L	L	H	L	IN	IN	IN	LI3	LI3
L	L	L	H	IN	IN	IN	IN	LI4

Package Information

The FMM4023 uses a small outline, 10-mm size, thermally enhanced HQFP package. This package has a copper heat spreader for die attach to reduce the thermal resistance from chip junction to package surface.




Figure 2: Package Pin Assignment




Table 2: Pin Description

Pin Name	Pin No.	I/O	Description
IN INN	10 9	I-PECL	Differential Inputs Serial inputs from downstream loop.
LI1 LIN1 LI2 LIN2 LI3 LIN3 LI4 LIN4	4 3 41 40 35 34 28 27	I-PECL	Differential Inputs Serial inputs from local transmitters.
SEL1 SEL2 SEL3 SEL4	15 16 17 18	I-TTL	Mode Control Inputs These signals are used as selector switches of each 2:1 multiplexer.
TEST	12	I-TTL	Factory Test Pin This signal used for factory test only. For normal operation, connect to logic "0" or leave open. This signal pin is internally pulled down.
OUT OUTN	24 25	O-PECL	Differential Outputs Serial outputs for local receivers.
LO1 LON1 LO2 LON2 LO3 LON3 LO4 LON4	7 6 44 43 38 37 31 30	O-PECL	Differential Outputs Serial outputs for local receivers.

I-TTL: LVTTL INPUT, I-PECL: PECL INPUT, O-PECL: PECL OUTPUT

FMM4023KE

1.0625Gbps Port Bypass Circuit

Table 3: Pin Description of Power Supply Voltage

Pin Name	Pin No.	Description
GND	1, 8, 11, 13, 19, 22, 23, 33, 39	Power Supply: 0V
VDD	2, 5, 14, 20, 21, 26, 29, 32, 36, 42	Power Supply: +3.3V

Table 4: Propagation Delay

Parameter	Symbol	Values		Unit
		Min.	Max.	
Propagation Delay (Up to Up)	TPDU	-	7.0	nS
Propagation Delay (Down to Down)	TPDD	-	7.0	nS




Figure 3: Propagation Delay

High Speed Signal Termination

The FMM4023 has two high speed output pins. These pins must be terminated to pseudo ECL termination levels ($V_{DD}-2.0V$). Figure 4 shows the typical termination circuit.





Figure 4: Termination Circuit for PECL Output

Power Supply Circuit

To reduce power supply noise, bypass capacitor should be used as close as possible to each power supply pin. All bypass capacitors are $0.1\mu F$ ceramic chip capacitors.

FMM4023KE

1.0625Gbps Port Bypass Circuit



For further information please contact:

FUJITSU COMPOUND SEMICONDUCTOR, INC.
 2355 Zanker Rd.
 San Jose, CA 95131-1138, U.S.A.
 Phone: (408) 232-9500
 FAX: (408) 428-9111
 www.fcsi.fujitsu.com

FUJITSU MICROELECTRONICS, LTD.
 Compound Semiconductor Division
 Network House
 Norreys Drive
 Maidenhead, Berkshire SL6 4FJ
 Phone: +44 (0)1628 504800
 FAX: +44 (0)1628 504888

CAUTION

Fujitsu Compound Semiconductor Products contain **gallium arsenide (GaAs)** which can be hazardous to the human body and the environment. For safety, observe the following procedures:

- Do not put this product into the mouth.
- Do not alter the form of this product into a gas, powder, or liquid through burning, crushing, or chemical processing as these by-products are dangerous to the human body if inhaled, ingested, or swallowed.
- Observe government laws and company regulations when discarding this product. This product must be discarded in accordance with methods specified by applicable hazardous waste procedures.

Fujitsu Limited reserves the right to change products and specifications without notice. The information does not convey any license under rights of Fujitsu Limited or others.

© 1997 FUJITSU COMPOUND SEMICONDUCTOR, INC.
 Printed in U.S.A. FCSI0997M200

