SGUS012A - D3592, SEPTEMBER 1990 - REVISED MAY 1991

- Military Temperature Range (-55°C to 125°C)
- Class B, High-Reliability Processing
- High-Performance Floating-Point RISC Processor Optimized for Graphics
- Two Operating Modes
  - Floating-Point Coprocessor for SMJ34020 Graphics System Processor
  - Independent Floating-Point Processor
- Direct Connection to SMJ34020 Coprocessor Interface
  - Direct Extension to the SMJ34020 Instruction Set
  - Multiple SMJ34082A Capability
- Fast Pipelined Instruction Cycle Time
  - SMJ34082A-30...66-ns Coprocessor Mode...65-ns Host-Independent Mode
  - SMJ34082A-28...70-ns Coprocessor Mode...70-ns Host-Independent Mode
- Sustained Data Transfer Rates of 120 Mbytes/s (SMJ34082A-30)

- Sequencer Executes Internal or User-Programmed Instructions
- 22 64-Bit Data Registers
- Comprehensive Floating-Point and Integer Instruction Set
- Internal Programs for Vector, Matrix, and 3-D Graphics Operations
- Full IEEE Standard 754-1985 Compatibility
  - Addition, Subtration, Multiplication, and Comparison
  - Division and Square Root
- Selectable Data Formats
  - 32-Bit Integer
  - 32-Bit Single-Precision Floating-Point
  - 64-Bit Double-Precision Floating-Point
- External Memory Addressing Capability
  - Program Storage (up to 64K Words)
  - Data Storage (up to 64K Words)
- 0.8-µm EPIC™ CMOS Technology
  - High-Performance
  - Low Power (< 2 W)</li>

#### description

The SMJ34082A is a high-speed graphics floating-point processor implemented in Texas Instruments advanced 0.8-µm CMOS technology. The SMJ34082A combines a 16-bit sequencer and a 3-operand (source A, source B, and destination) 64-bit Floating-Point Unit (FPU) with 22 64-bit data registers on a single chip. The data registers are organized into two files of ten registers each, with two registers for internal feedback. In addition, it provides an instruction register to control FPU execution, a status register to retain the most recent FPU status outputs, eight control registers, and a two-deep stack (see functional block diagram).

The SMJ34082A is fully compatible with IEEE Standard 754-1985 for binary floating-point addition, subtraction, multiplication, division, square root, and comparison. Floating-point operands can be either in single- or double-precision IEEE format.

In addition to floating-point operations, the SMJ34082A performs 32-bit integer arithmetic, logical comparisons, and shifts. Integer operations may be performed on 32-bit 2s complement or unsigned operands. Integer results are 32-bits long (even for 32 x 32 integer multiplication). Absolute value conversions, floating-point to integer conversions, and integer to floating-point conversions are available.

The ALU and the multiplier are closely coupled and can be operated in parallel to perform sums of products or products of sums. During multiply/accumulate operations, both the ALU and the multiplier are active and the registers in the FPU core can be used to feedback products and accumulate sums without tying up locations in register files A and B.

When used with the SMJ34020, the SMJ34082A operates in the coprocessor mode. The SMJ34020 can control multiple SMJ34082A coprocessors. When used as a stand-alone or with processors other than the SMJ34020, the SMJ34082A operates in the host-independent mode. The SMJ34082A is fully programmable by the user

EPIC is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Texas Instruments

Copyright © 1991, Texas Instruments Incorporated

C-3


D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

and can interface to other processors or floating-point subsystems through its two 32-bit bidirectional buses. In the coprocessor mode, the TMS340 family tools may be used to develop code for the SMJ34082A. The TMS34082A Software Tool Kit is used to develop code for host-independent mode applications or for external routines in the coprocessor mode.

### pin descriptions

Pin descriptions and grid assignments for the SMJ34082A are given on the following pages. The pin at location D4 has been added for indexing purposes.

#### 145-PIN GB PACKAGE (TOP VIEW)





SGUS012A - D3592, SEPTEMBER 1990 - REVISED MAY 1991


### **Pin Grid Assignments**

-	PIN		PIN	T	PIN		PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A1	NC	B15	LAD27	F1	MSD10	K15	RDY	P2	NC
A2	LAD1	C1	MSD4	F2	MSD9	L1	MSD18	P3	MSD29
A3	LAD3	C2	MSD3	F3	Vcc	ا2	MSD21	P4	MSD31
A4	LAD5	СЗ	MSD0	F13	CORDY	L3	MSD23	P5	MSA1
A5	LAD8	C4	$v_{SS}$	F14	ALTCH	L13	v <sub>ss</sub>	P6	MSA3
A6	LAD9	C5	Vcc	F15	CAS	L14	CID0	P7	MSA6
A7	LAD11	C6	LAD6	G1	MSD13	L15	CID2	P8	MSA8
A8	LAD12	C7	VSS	G2	MSD12	M1	MSD20	P9	MSA10
A9	LAD13	C8	Vcc	G3	MSD11	M2	MSD24	P10	MSA13
A10	LAD15	C9	VSS	G13	WE	мз	v <sub>ss</sub>	P11	MWR
A11	LAD17	C10	Vcc	G14	EC1	M13	VCC	P12	MOE
A12	LAD19	C11	LAD21	G15	EC0	M14	LCLK1	P13	INTG
A13	LAD22	C12	VSS	H1	MSD14	M15	LCLK2	P14	BUSFLT
A14	LAD24	C13	LAD25	H2	TDO	N1	MSD22	P15	RAS
A15	NC	C14	LAD26	нз	v <sub>ss</sub>	N2	MSD26	R1	NC
B1	MSD1	C15	LAD29	H13	VSS	N3	VCC	R2	MSD27
B2	NC	D1	MSD6	H14	LOE	N4	MSD28	R3	MSD30
В3	LAD0	D2	MSD5	H15	TDI	N5	v <sub>ss</sub>	R4	MSA0
B4	LAD2	DЗ	MSD2	J1	MSD15	N6	Vcc	R5	MSA2
B5	LAD4	D4	NC	J2	MSD16	N7	MSA5	R6	MSA4
B6	LAD7	D13	vcc	J3	V <sub>CC</sub>	N8	$v_{SS}$	R7	MSA7
B7	LAD10	D14	LAD28	J13	CC	N9	Vcc	R8	TCK
B8	TMS	D15	LAD31	J14	MSTR	N10	MSA14	R9	MSA9
89	LAD14	E1	MSD8	J15	CLK	N11	v <sub>ss</sub>	R10	MSA11
B10	LAD16	E2	MSD7	K1	MSD17	N12	MAE	R11	MSA12
B11	LAD18	E3	V <sub>SS</sub>	К2	MSD19	N13	LRDY	R12	MSA15
B12	LAD20	E13	V <sub>SS</sub>	кз	v <sub>ss</sub>	N14	SF	R13	DS/CS
B13	LAD23	E14	LAD30	K13	CID1	N15	RESET	R14	MCE
B14	NC	E15	COINT	K14	INTR	P1	MSD25	R15	NC



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984.



C-6

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

#### functional block diagram LOOP COUNTER COUNTX COUNTY MCADDR CONFIG **MSTR** COINT LRDY 16 INTERRUPT RETURN INTERRUPT PROGRAM RESET STACK COUNTER VECTOR LOE 16 16 16 CID2-0 CORDY 32 BUSFLT RAS SF SEQ MUX RDY 16 16 LCLK1 MSA15-0 LCLK2 MAPPING ROM CLK SEQUENCE MSD31~0 CONTROL **COMPLEX ROM** 32 32 INT/EXT MSD INTF LAD31-0 -4 INSTRUCTION REG 32 32 32 REGISTER CONTROL MAE MOE MCE TO OTHER REGISTERS REG REG C REGS MWR BANK BANK Α В DS/CS CC 64 64 INTR **FPU CORE** INTG EC1-0 32 TMS PIN FUNCTION CHANGES W/OPERATING MODE TCK COPROCESSOR SIGNAL HOST-INDEPENDENT STATUS TDI MODE MODE NAME TDO 32 INPUT OUTPUT ALTCH INPUT WE OUTPUT INPUT CAS OUTPUT



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

### **Terminal Functions**

PIN		T					
NAME	NO.	1/0 <sup>†</sup> DESCRIPTION					
ALTCH F14 [O]			Address Latch, active low. In the coprocessor mode, falling edge of ALTCH latches instruction and status present on the LAD bidirectional bus (LAD31-0). In the host-independent mode, ALTCH is address output strobe for memory accesses on LAD31-0.				
BUSFLT	P14	ı	Bus Fault. In the coprocessor mode, BUSFLT high indicates a data fault on the LAD bus (LAD31-0) during current bus cycle, which in turn causes SMJ34082A not to capture current data on LAD bus. Tied low if not used or in the host-independent mode.				
CAS	F15	[0]	Column Address Strobe, active low. In the coprocessor mode, causes SMJ34082A to latch LAD bus data when CAS has a low-to-high transition if LRDY was high and BUSFLT was low at the previous LCLK2 rising edge. In the host-independent mode, this signal is the read strobe output.				
CC	J13	T	Condition Code Input. In both modes, may be used as an external conditional input for branch conditions.				
CID0 CID1 CID2	L14 K13 L15	1	Coprocessor ID. In the coprocessor mode, used to set a coprocessor ID so that a SMJ34020 Graphics System Processor controlling multiple SMJ34082A coprocessors can designate which coprocessor is being selected by the current instruction. Tied low in the host-independent mode.				
CLK	J15	1	System Clock. In the coprocessor mode, tied low. In the host-independent mode, input is the system clock.				
COINT	E15	0	Coprocessor Interrupt Request, active low. In the coprocessor mode, signals an exception not masked out in the configuration register. Remains low until the status register is read. In the host-independent mode, user programmable I/O when LADCFG is low. When LADCFG is high, designates bus cycle boundaries on LAD31-0.				
CORDY	F13	0	Coprocessor Ready. In the coprocessor mode, if the SMJ34020 sends an instruction before the SMJ34082A has completed a previous instruction, this signal goes low to indicate that the SMJ34020 should wait. In the host-independent mode, user programmable.				
DS/CS	R13	0	Data Space/Code Space. In both modes, when MEMCFG is low and DS/CS is low, selects program memory on MSD port. When MEMCFG is low and DS/CS is high, selects data memory on MSD port. When MEMCFG is high, DS/CS is memory chip select, active low.				
EC0 EC1	G15 G14	ı	Emulator Mode Control and Test. In both modes, tied high for normal operation.				
INTG	P13	0	Interrupt Grant Output. In the coprocessor mode, INTG is low. In the host-independent mode, this signal is set high to acknowledge an interrupt request input.				
INTR	K14	ı	Interrupt Request Input, active low. In the coprocessor mode, INTR is tied high. In the host-independent mode, causes call to subroutine address in interrupt vector register.				

The []'s denote the type of buffer ut

ilized in the host-independent mode. If no []'s appear, the buffer type is identical for both modes of operation.



SGUS012A - D3592, SEPTEMBER 1990 - REVISED MAY 1991

# **Terminal Functions (Continued)**

Pi		1/0†	DESCRIPTION
NAME	NO.		
LAD0	В3		
LAD1	A2		
LAD2	B4		
LAD3	A3		
LAD4	B5		
LAD5	A4	Į	i
LAD6	C6	İ	
LAD7	B6		
LAD8	A5	Į.	
LAD9	A6		
LAD10	B7		1
LAD11	A7	<b>f</b>	
LAD12	A8	1	
LAD13	A9		
LAD14	B9	1	Local Address and Data Bus. In the coprocessor mode, used by SMJ34020 to input instructions and
LAD15	A10	1/0	data operands to SMJ34082, and used by SMJ34082A to output results. In the host-independent mode,
LAD16	B10	1/0	used by the SMJ34082A for address output and data I/O.
LAD17	A11	1	used by the Signorous for assess output and sale inc.
LAD18	B11		
LAD19	A12	1	
LAD20	B12		
LAD21	C11		
LAD22	A13	ì	
LAD23	B13		
LAD24	A14	1	
LAD25	C13		
LAD26	C14		1
LAD27	B15	i	
LAD28	D14		
LAD29	C15	1	
LAD30	E14	1	
LAD31	D15		
LCLK1	M14	1	Local Clocks 1 and 2. In the coprocessor mode, two local clocks generated by the SMJ34020, 90 degrees
LCLK2	M15	'	out of phase, to provide timing inputs to SMJ34082A. In the host-independent mode, tied low.
		1	Local Bus Output Enable, active low. In both modes, enables the local bus (LAD31-0) to be driven at the
		1 .	proper times when low. In addition during the host-independent mode when LADCFG is low, does not
LOE	H14		affect ALTCH, CAS, WE, CORDY, or COINT. When LADCFG is high, ALTCH, COINT, and CORDY are
			not disabled by LOE high; CAS and WE are disabled.
<del></del>			Local Bus Data Ready. In the coprocessor mode, when LRDY is high, indicates that data is available
İ			on LAD bus. When LRDY is low, indicates that the SMJ34082A should not load data from LAD31-0 and
LRDY	N13	1	may also be used in conjunction with BUSFLT. In the host-independent mode, when LRDY is low, the
			device is stalled until LRDY is set high again and tied high if not used.
		+	Memory Address and Data Output Fnable, active low. In both modes, with MAE low, the SMJ34082A
MAE	N12	1	can output an address on MSA15-0 and data on MSD31-0. MAE high does not disable DS/CS,
1			MCE, MWR, or MOE.
MCE	R14	0	Memory Chip Enable. In both modes, when MEMCFG low, active (low) indicates access to external
IVIOE	1117		memory on MSD31-0. When MEMCFG is high, MCE low is external code memory chip select.
MOE	P12	0	Memory Output Enable, active low. In both modes when low, enables output from external memory
	1 1 <b>L</b>		on to MSD port.



D3592, SEPTEMBER 1990 ~ REVISED MAY 1991 - SGUS012A

# **Terminal Functions (Continued)**

	PIN		DF			
NAME	NO.	1/0†	DESCRIPTION			
MSA0	R4					
MSA1	P5					
MSA2	R5	1	1			
MSA3	P6					
MSA4	R6					
MSA5	N7	1				
MSA6	P7					
MSA7	R7		Memory Address output. In both modes, addresses up to 64K words of external program memory and/o			
MSA8	P8	0	up to 64K words of data memory on the MSD port, depending on setting of DS/CS select.			
MSA9	R9		v and the most port, depending on setting of DS/CS select.			
MSA10	P9	l.				
MSA11	R10					
MSA12	R11					
MSA13	P10					
MSA14	N10	ì	1			
MSA15	R12					
MSD0	C3	<del> </del>				
MSD1	B1					
MSD2	D3					
MSD3	C2					
MSD4	C1					
MSD5	D2					
MSD6	D1	1				
MSD7	E2					
MSD8	E1	1				
MSD9	F2	1				
MSD10	F1					
MSD11	G3	1				
MSD12	G2	1				
MSD13	G1					
MSD14	H1					
MSD15	J1		Francis Advances But a language and			
MSD16	J2	1/0	External Memory Data. In both modes, I/Os to external memory. Used to read from or write to external			
MSD17	K1		data or program memory on the MSD port.			
MSD18	L1	İ				
MSD19	K2	1				
MSD20	M1	1				
MSD20	L2	1	·			
MSD21	N1					
MSD22 MSD23	L3					
MSD24	M2					
MSD25	P1	i				
MSD26	N2					
MSD27	R2					
MSD27 MSD28	N4					
MSD29	P3					
MSD29	R3					
MSD31	P4					
		<del> </del>	Host Indoor and 14/0			
MSTR	J14		Host-Independent/Coprocessor Mode Select. In the coprocessor mode, MSTR must be tied low to operate properly. In the host-independent mode, MSTR must be tied high to operate properly.			
MWR	P11	0	Memory Write Enable. In both modes, when low, data on MSD31-0 can be written to external program or data memory.			



SGUS012A - D3592, SEPTEMBER 1990 - REVISED MAY 1991

# Terminal Functions (Continued)

Pi	-	1/01	DESCRIPTION
NAME	NO.	ļ	
	A1		
	A15	1	
	B2		
NO	B14	1	No Internal Connection. These pins should be left floating.
NC	D4		No memal connectors there are a secured as
	P2	1	
	R1		
	R15	1	
RAS	P15	ı	Row Address Strobe, active low. In the coprocessor mode, RAS is high during all of coprocessor instruction cycle. In the host-independent mode, it is not used.
			Ready. In both modes, when RDY is low, it causes a nondestructive stall of sequencer and floating-point
RDY	K15	'	operations. All internal registers and status in the FPU core are preserved. Also, no output lines will change state.
RESET	N15	1	Reset, active low. In both modes, resets sequencer output and clears pipeline registers, internal states status, and exception disable registers in FPU core. Other registers are unaffected.
SF	N14		Special Function Input. In the coprocessor mode when SF is high, indicates the LAD bus input is ar instruction or data from SMJ34020 registers. When SF is low, indicates the LAD input is a data operand from memory. In the host-independent mode, not used.
TCK	R8	1 1	Test Clock for JTAG four-wire boundary scan. In both modes, TCK is low for normal operation.
TDI	H15	1 1	Test Data Input for JTAG four-wire boundary scan. In both modes, TDI may be left floating.
TDO	H2	0	Test Data Output for JTAG four-wire boundary scan
TMS	B8	<del>                                     </del>	Test Mode Select for JTAG four-wire boundary scan. In both modes, SMJ may be left floating.
11010	C5	<del></del>	
	C8		
	C10		
	D13		
	F3	Į.	
VCC	J3	1 1	5-V Power Supply. All pins must be connected and used.
	J3 M13	1	
	N3 N6		
	N9		
	C4	1	
	C7	1	
	C9		
	C12		
	E3		
	E13		
Vss	нз	1	Ground Pins. All pions must be connected and used.
- 33	H13		
	К3	-	i de la companya de la companya de la companya de la companya de la companya de la companya de la companya de
	L13	Ĭ	<b>{</b>
	M3		
	N5	1	
	N8		
	N11		Write Enable, active low. In the coprocessor mode, the write strobe from the SMJ34020 to enable a wr
WE	G13	1	to or from the SMJ34082A LAD bus. In the host-independent mode, the SMJ34082A write strobe outp
1		[0]	TO OF ITOM THE SMUSSAGEA LAD DUS. IN the host-independent mode, the SMUSSAGEA Will bus stage

The []'s denote the type of buffer utilized in the host-independent mode. If no []'s appear, the buffer type is identical for both modes of operation.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

#### data flow

The SMJ34082A has two bidirectional 32-bit buses, LAD31-0 and MSD31-0. Each bus can be used to pass instructions and data operands to the FPU core and to output results. A separate 16-bit bus, MSA15-0, provides memory addressing capability on the MSD bus.

When the SMJ34082A is used as a coprocessor for the SMJ34020 Graphics System Processor (GSP), data for the SMJ34082A can be transferred through the 32-bit bidirectional data bus (LAD31-0) and may be passed to any internal registers or to external memory on the memory expansion interface (MSD31-0). When the SMJ34082A is used as a standalone FPU, it can use both the LAD bus (LAD31-0) and the MSD bus (MSD31-0) to interface with external data memory or system buses.

In the host-independent mode, the SMJ34082A can be operated with the LAD bus as its single data bus and the MSD bus as the instruction source, or with data storage on either port and the program memory on the MSD bus.

The data space/code space (DS/CS) output can be used to control access either to data memory or program memory on the MSD port. Up to 64K words of code space and 64K words of data space are directly supported. In the coprocessor mode, both instructions and data are transferred on the LAD bus with the option of accessing external user-generated programs on the MSD port.

One 32-bit operand can be input to the data registers each clock cycle. A 64-bit double-precision floating-point operand is input in two cycles. Transfers to or from the data registers can normally be programmed as block moves, loading one or more sets of operands with a single move instruction to minimize I/O overhead. Several modes for moving operands and instructions are available. Block transfers up to 512 words between the LAD and MSD buses can be programmed in either direction.

To permit direct input to or output from the LAD bus in the host-independent mode, other options for controlling the LAD bus have been implemented. When two 32-bit operands are being selected for input to the FPU core, one operand may be selected from LAD. On output from the FPU, a result may simultaneously be written to a register and to the LAD bus.

During initialization in the host-independent mode, a bootstrap loader can bring 65 32-bit words from the LAD bus and write them out to external program memory on the MSD bus, after which the device begins executing from the first memory location (zero). The first word is loaded into the configuration register. This option facilitates the initial loading of program memory on the MSD port upon power-up.

#### architecture

Because the sequencer, control and data registers, and FPU core are closely coupled, the SMJ34082A can execute a variety of complex floating-point or integer calculations rapidly, with a minimum of external data transfers. The internal architecture of the FPU core supports concurrent operation of the multiplier and the ALU, providing several options for storing or feeding back intermediate results. Also, several special registers are available to support specific calculations for graphics algorithms. Each of the main architectural elements of the SMJ34082A is discussed below.

The control functions of the SMJ34082A are provided by sequence control logic, register control logic, and bus interface control logic, together with user-programmed configuration settings stored in the configuration register. The on-board sequencer selects the next program execution address, either from internal code or from external program memory. Next-address sources include the program counter, stack, interrupt vector register, interrupt return register, or address register (for indirect jumps).

COUNTX, COUNTY, and MIN-MAX/LOOPCT registers are used for temporary storage by internal graphics routines. They may also serve as temporary storage for the user.



C-12

POST OFFICE BOX 855303 ● DALLAS, TEXAS 75265

A separate FPU status register is provided, which can be used by test-and-branch instructions to control program execution. Because of the large number of status outputs, branches on status can be easily programmed. The status register contents are also important when dealing with status exceptions including such conditions as overflow, underflow, invalid operations (divide by zero), or illegal data formats such as infinity, Not a Number (NaN), or denormalized operands.

Register control logic permits all data and control registers to be accessed in accordance with applicable architectural restrictions. Register files A and B can be written to or read from the external buses, as can the control registers. Internal registers C and CT are embedded in the FPU core and can only be accessed by the FPU internal buses. The C and CT registers cannot be used as sources or destinations for MOVE instructions, and several registers (listed in Table 1) are not available as sources for FPU operations.

Table 1. linternal Registers

REGISTER ADDRESS	REGISTER NAME	RESTRICTIONS ON USE
00000	RA0	
00001	RA1	
00010	RA2	
00011	RA3	
00100	RA4	
00101	RA5	
00110	RA6	
00111	RA7	
01000	RA8	
01001	RA9	
01010	C <sup>†</sup>	Not a source or destination for moves
01011	ст†	Not a source or destination for moves
01100	STATUS	Not a source for FPU instructions
01101	CONFIG	Not a source for FPU instructions
01110	COUNTX	Not a source for FPU instructions
01111	COUNTY	Not a source for FPU instructions
10000	RB0	
10001	RB1	
10010	RB2	
10011	RB3	
10100	RB4	
10101	RB5	
10110	RB6	
10111	RB7	
11000	RB8	
11001	RB9	
11010	VECTOR	Not a source for FPU instructions
11011	MCADDR	Not a source for FPU instructions
11100	SUBADD0	Not a source for FPU instructions
11101	SUBADD1	Not a source for FPU instructions
11110	IRAREG	Not a source for FPU instructions
11111	MIN-MAX/LOOPCT	Not a source for FPU instructions

TC and CT registers cannot both be used for FPU operand sources in the same instruction.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

# register files A and B, feedback registers C and CT

SMJ34082A contains two register files, each with ten 64-bit registers and two 64-bit feedback registers. Most instructions will operate on one value from each of the RA and RB register files and return the result to either the RA or RB files or one of the feedback registers.

When the ONEFILE control bit is high in the configuration register, data written to a register in file RA is simultaneously written to the corresponding location in file RB. In this mode, the two register files act as a ten-word, two-read/one-write register file.




Figure 1. Data Registers

Two 64-bit feedback registers, C and CT, are embedded in the FPU core. FPU instructions may use the feedback registers as one of the operands, but the registers cannot be accessed for external moves. The C and CT registers can be used as either the A or B operand, but both cannot be used as operands during the same instruction. However, C (or CT) may be used for more than one operand in the same instruction. For example, C + CT is not a valid instruction, but C + C is.

The CT feedback register is used in integer divide operations as a temporary holding register. Any data stored in CT will be lost during an integer divide.

### internal control/status register definitions

# configuration register definition

The configuration register (CONFIG) is a special 32-bit register that the user loads to configure the SMJ34082A for exception handling, IEEE mode (vs. fast mode), rounding modes, and data-fetch operations. The configuration register is initialized to 'FFE00420' hex.



SGUS012A - D3592, SEPTEMBER 1990 - REVISED MAY 1991

Table 2.	Configu	ıration	Register	Definition
----------	---------	---------	----------	------------

BIT NO.	NAME	DESCRIPTION					
31	MIVAL	Multiplier invalid operation (I) exception mask. Initialized to 1 (enabled).					
30	MOVER	Multiplier overflow (V) exception mask. Initialized to 1 (enabled).					
29	MUNDER	lultiplier underflow (U) exception mask. Initialized to 1 (enabled).					
28	MINEX	Multiplier inexact (X) exception mask. Initialized to 1 (enabled).					
27	MDIV0	Divide by zero (DIV0) exception mask. Initialized to 1 (enabled).					
26	MDENORM	Multiplier denormal (DENORM) exception mask. Initialized to 1 (enabled).					
25	AIVAL	ALU invalid operation (I) exception mask. Initialized to 1 (enabled).					
24	AOVER	ALU overflow (V) exception mask. Initialized to 1 (enabled).					
23	AUNDER	ALU underflow (U) exception mask. Initialized to 1 (enabled).					
22	AINEX	ALU inexact (X) exception mask. Initialized to 1 (enabled).					
21	ADENORM	ALU denormal (DENORM) exception mask. Initialized to 1 (enabled).					
11-20	N/A	Reserved, set to all 0s.					
10	REVISION	Revision number, read only. Set to 1.					
9	LADCFG	When low, CAS, WE, CORDY, COINT, and ALTCH are active signals not affected by LOE. When high, LOE high places CAS and WE in high impedance, as well as the LAD bus. COINT, which defines the LAD cycle boundaries, is controlled by bit 1 of the LAD move instruction instead of the set mask instruction. COINT will remain high unless a LAD move instruction (with bit 1 high) is in progress. The setting of this bit has no effect in the coprocessor mode. Initialized to 0.					
8	MEMCFG	When high, MCE becomes code space chip enable and DS/CS becomes data space chip enable (eliminates need for external inverter). When low, MCE is chip select for external code and data space. DS/CS functions as an address bit which selects code space (when low) or data space (when high). Initialized to 0.					
7	N/A	Reserved for later use. Initialized to 0. Must be loaded with 0.					
6	ONEFILE	When high, causes simultaneous write to both register files (for example, to both RA0 and RB0 at once). The register files act as a single two-read, one-write register file. Initialized to 0.					
5	PIPES2	When high, makes FPU output registers transparent. When low, registers are enabled. Initialized to 1.					
4	PIPES1	When high, makes FPU internal pipeline registers transparent. When low, registers are enabled. Initialized to 0.					
3	FAST	When high, fast mode is selected (all denormalized inputs and outputs are 0). When low, IEEE mode is selected. Initialized to 0.					
2	LOAD	Load order. 0 = MSH, then LSH; 1 = LSH, then MSH. Initialized to 0.					
1	RND1	Rounding mode select 1. Initialized to 0.					
0	RND0	Rounding mode select 0. Initialized to 0.					

LSH denotes least-significant half of a 64-bit word, MSH denotes most-significant half of a 64-bit word.

The mask bits serve as exception detect enables for the exception masks listed above. Setting the bit high (logic '1') enables the detection of the specific exception. When an enabled exception occurs, the ED bit in the status register will be set high and can be used to generate interrupts. The fast bit allows the SMJ34082A to control the handling of denormalized numbers. When the fast bit is set high, all denormalized numbers input to the device are flushed to zero, and all denormalized results are also flushed to zero (this is also called 'sudden underflow'). When the fast bit is low, IEEE mode is selected. Denormalized numbers may be generated by (or input to) the ALU. Denormalized numbers must first be wrapped before being used as operands for multiply or divide instructions.

The LOAD bit defines the expected order of double-precision operands. At reset, this bit will default to 0 indicating that the most significant 32 bits are transferred first. If the bit is set to a 1, then the expected order of 64-bit data transfers starts with the least significant 32 bits.

The RND0 and RND1 bits select the IEEE rounding mode, as shown in Table 3.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

Table 3. Rounding Mode

RND1 - RND0	ROUNDING MODES				
0.0	Round towards nearest				
0 1	Round toward zero (truncated)				
1 0	Round towards infinity (round up)				
1 1	Round towards negative infinity (round down)				

### status register definition

The floating-point status register (STATUS) is a 32-bit register used for reporting the exceptions that occur during SMJ34082A operations and status codes set by the results of implicit and explicit compare operations. The status register is cleared upon reset, except for the INTENED flag, which is set to 1 in the coprocessor mode.


Table 4. Status Register Definition

BIT NO.	NAME	DESCRPTION
31	N	Sign bit (A < B flag for compare)
30	GT	A > B (valid on compare)
29	Z	Zero flag (A = B for compare)
28	V	IEEE overflow flag. The result is greater than the largest allowable value for the specified format.
27	ı	IEEE invalid operation flag. A NaN has been input to the multiplier or the ALU, or an invalid operation $[(0 * 1)$ or $(\infty - \infty)$ or $(-\infty + \infty)]$ has been requested. This signal also goes high if an operation involves the square root of a negative number. When IVAL hoes high, the STX pins indicate which port had the NaN.
26	υ	IEEE underflow flag. The result is inexact and less than the minimum allowable value for the specified format. In fast mode, this condition causes the result to go to zero.
25	×	IEEE inexact flag. The result of an operation is inexact.
24	DIV0	Divide by zero. An invalid operation involving a zero divisor has been detected by the multiplier.
23	RND	The mantissa of a number has been increased in magnitude by rounding. If the number generated was wrapped, then the 'unwrap rounded' instruction must be used to properly unwrap the wrapped number.
22	DENIN	Input to the multiplier is a denormalized number. When DENIN goes high, the STX pins indicate which port has the denormal input.
21	DENORM	The multiplier output is wrapped number or the ALU output is a denormalized number. In fast mode, this condition causes the result to go to zero. It also indicates an invalid integer operation with a negative unsigned integer result.
20	STX1	A NaN or a denormalized number has been input on the A port.
19	STX0	A NaN or a denormalized number has been input on the B port.
18	ED	Exception detect status signal representing logical OR of all enabled exceptions in the configuration register.
17	UNORD	The two inputs of a comparison operation are unordered, i.e.; one or both of the inputs is an NaN.
16	INTFLG	Software interrupt flag. Set by external code to signal a software interrupt.
15	INTENHW	Hardware interrupt (INTR) enable, active high (initialized to zero)
14	NXOROV	N (negative) XOR V (overflow)
13	VANDZB	V (overflow) AND Z (NOT zero)
12	INTENED	ED interrrupt enable, active high (initialized to zero in the host-independent mode, one in the coprocessor mode)
11	INTENSW	Software interrupt (INTFLG) enable, active high (initialized to zero)
10	ZGT	Zn > Zmax (valid for 2-D MIN-MAX instruction)
9	ZLT	Zn < Zmin (valid for 2-D MIN-MAX instruction)
8	YGT	Yn > Ymax (valid for 1-D or 2-D MIN-MAX instruction)
7	YLT	Yn < Ymin (valid for 1-D or 2-D MIN-MAX instruction)
6	XGT	Xn > Xmax (valid for 1-D or 2-D MIN-MAX instruction)
5	XLT	Xn < Xmin (valid for 1-D or 2-D MIN-MAX instruction)
4	HINT	Hardware interrupt flag
3-0	N/A	Reserved



#### indirect address register (MCADDR) definition

The indirect address register (MCADDR) can be set to point to a memory location for indirect move or jump operations through the MSD port. MCADDR is cleared upon reset.



#### Figure 2. Indirect Address Definition

The function of bit 16 varies, depending on whether the instruction is a MOVE or JUMP. During a MOVE instruction, bit 16 selects data space when set high, or code space when low. During a JUMP instruction, bit 16 selects an internal instruction when set high, or an external instruction when low.

#### stack registers (SUBADD1-SUBADD0) definition

The stack contains two subroutine return address registers, SUBADD0 and SUBADD1, which serves as a two-deep LIFO (last-in, first-out) stack. A subroutine jump causes the program counter to be pushed onto the stack, and a return from subroutine pops the last address pushed on the stack. More than two pushes will overwrite the contents of SUBADD1.

Bit 31 (Pointer) is set high in the stack location that was written last and reset to zero in the other stack location. Setting bit 30 (Enable) high enables a write into bit 31 (set or reset the pointer) in either stack location. If bit 31 is zero in both SUBADD0 and SUBADD1 (as when the stack has been saved externally and later restored), SUBADD0 can be designated as top of stack by setting bit 31. The stack pointers (bit 31) are cleared upon reset.

Bit 16 (I) is set high when the address in a stack location points to an internal routine, or set low when the address is for an external instruction.




Figure 3. Stack Definition

#### interrupt vector register (VECTOR) definition

The interrupt vector register (VECTOR) serves as a pointer to an external program to be executed upon receipt of an interrupt. Bit 16 (I) is always set low to point to a routine in external code space. The interrupt vector is cleared on reset.




Figure 4. Interrupt Vector Definition

#### interrupt return register (IRAREG) definition

The interrupt return register (IRAREG) retains a copy of the program counter at the time of an external interrupt. This address is used as the next execution address upon returning from the interrupt. Bit 16 (I) is set high when the address in the stack location points to an internal instruction, or set low when the address is for an external instruction. This register is not affected by the reset signal.




Figure 5. Interrupt Return Definition



C-17

D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

# **COUNTX and COUNTY registers definition**

The counter registers (COUNTX, COUNTY) are used to store the current counts of the minimum and maximum values when executing MIN-MAX instructions. COUNTX and COUNTY are cleared on reset.




Figure 6. COUNTY and COUNTX Register Definition

The COUNTX register is updated on both the 1-D and 2-D MIN-MAX instruction such that the count of the current minimum value is in the lower 16 bits of the register and the count of the current maximum value is in the upper 16 bits. The COUNTY register is used only in the 2-D MIN-MAX instruction to keep track of the counts of the minimum and maximum for the second value of a pair. The COUNTX and COUNTY registers may also be used for temporary storage when not using the MIN-MAX instructions.

#### MIN-MAX/LOOPCT register

The MIN-MAX/LOOPCT register stores the current values of two separate counters. The LSH contains the current loop counter, and the MSH is used to hold the current minimum or maximum value of a MIN-MAX operation. The MIN-MAX/LOOPCT register is cleared upon reset. The MIN-MAX/LOOPCT register may also be used for temporary storage when not using the MIN-MAX instructions.




Figure 7. MIN-MAX/LOOPCT Register Definition

#### **FPU** core

The FPU core itself consists of a multiplier and an ALU, each with an intermediate pipeline register and an output register (see Figure 8, FPU core functional block diagram). Four multiplexers select the multiplier and ALU operands from the data registers, feedback registers, or previous multiplier or ALU result. Results are directed either to the internal feedback registers (C or CT), the 20 data registers in register files RA and RB, or the ten other miscellaneous registers.

Both the internal pipeline registers and the output registers can be enabled or made transparent (disabled) by setting the PIPES2-PIPES1 bits in the configuration register. When the device is powered up, the default settings of the internal registers are PIPES2 high (output registers transparent) and PIPES1 low (internal pipeline registers enabled).

When the FPU core is used for chained operations, the multiplier and ALU operate in parallel. Two data inputs are provided from the RA and RB input registers, while multiplier and ALU feedback are used as the other two operands. While in the chained mode, the output registers of the FPU must be enabled to latch feedback operands. The appropriate registers must be enabled by setting the PIPES2-PIPES1 controls in the configuration register at the beginning of chained operations, and the PIPES2-PIPES1 control should then be reinitialized upon termination.

Fully pipelined operation (both pipeline and output registers enabled) affects timing when writing results back to the RA and RB register files. To adjust writeback timing, it is possible to issue the NOP (no operation) instruction to the FPU core when the results are to be retained in the output registers for one or more additional cycles. The NOP instruction is only effective when the output registers are enabled, as each NOP causes the output register contents to be retained for one additional cycle.



C-18




Figure 8. FPU Core Functional Block Diagram



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

### SMJ34082A operating modes

The SMJ34082A can operate as a stand-alone floating-point processor or a graphics coprocessor to the SMJ34020 Graphics System Processor. Control of FPU operation is provided either from external program memory or from the SMJ34020. External instructions are addressed by address lines MSA15-0 and are input on MSD31-0. SMJ34020 instructions are input on LAD31-0.

Both the MSD and LAD buses can be used for data transfers as well. Combinations of control signals distinguish instruction fetches from data transfers. A single instruction may be used to transfer data and to perform an operation within the FPU.

The SMJ34082A supports external code and data storage with the memory expansion interface, MSD31-0. Up to 64K 32-bit data operands and 64K instructions may be added externally to the SMJ34082A. The signal DS/CS controls whether data space or code space is being accessed, and read/write control is provided with the chip enable (MCE), output enable (MOE), address enable (MAE), write enable (MWR), and address lines (MSA15-0).

The SMJ34082A also provides instructions that allow the SMJ34020 to read/write directly from/to external memory. The external code support permits full utilization of the SMJ34082A features and instruction set.

### coprocessor-mode operation

Operation in the coprocessor mode assumes MSTR is low. In this mode, the SMJ34082A acts as a closely coupled coprocessor to the SMJ34020. The interface between the two devices consists of direct connections between pins. More than one coprocessor may be connected to the SMJ34020 by setting the appropriate coprocessor ID (CID2-CID0). Up to four coprocessors executing in parallel may be used with a single SMJ34020.

In the coprocessor mode, clock signals are provided by LCLK1 and LCLK2 from the SMJ34020. Internally, the FPU generates a rising clock edge from each LCLK1 edge (rising or falling). Thus, the SMJ34082A actually operates at twice the LCLK1 input clock frequency.

#### initialization (coprocessor mode)

On reset, the SMJ34082A clears all pipeline registers and internal states. The configuration register and status register return to their initialization values. When RESET returns high in the coprocessor mode, the SMJ34082A is in an idle state waiting for the next instruction from the SMJ34020.

#### LAD bus control (coprocessor mode)

Both data and instructions are transferred over the bidirectional LAD bus in the coprocessor mode. A unique combination of signal inputs distinguishes an instruction from data. SF, ALTCH, CAS, RAS, and WE are used to designate coprocessor functions from other operations on the LAD bus.

Data may be transferred to or from SMJ34020 registers or memory via LAD31-0. Transfers between the LAD and MSD buses can also be programmed. A single coprocessor instruction may be used to transfer data to the SMJ34082A and then perform an FPU operation.

#### MSD bus control (coprocessor mode)

Use of the MSD bus in the coprocessor mode is optional. External memory on MSD31-0 can be used to store data, user-programmed subroutines, or both. Different combinations of control signals distinguish between data memory and code memory. Control signals for MSD and MSA buses operate the same in the host-independent and coprocessor modes.

#### interrupt handling (coprocessor mode)

A software interrupt to the SMJ34082A is generated by the set mask external instruction. When the interrupt is granted, the current program counter is stored in the interrupt return register, and a branch to the interrupt vector address is executed. Software interrupts may be disabled.



C-20

SGUS012A ~ D3592, SEPTEMBER 1990 - REVISED MAY 1991

If the exception detect interrupt (ED) is enabled, a SMJ34082A exception causes  $\overline{\text{COINT}}$  to go low, signalling the exception to the SMJ34020. This exception does *not* cause a branch to the interrupt vector. If its interrupts are enabled, the SMJ34020 will branch to an interrupt vector to service the SMJ34082A request. Interrupts are cleared by reading the SMJ34082A status register.

#### host-Independent mode operation

Operation in the host-independent mode assumes MSTR high. The SMJ34082A has several hardware control signals, as well as programmable features, which support system functions such as initialization, data transfer, or interrupts in the host-independent mode. CLK provides the input clock to the SMJ34082A. Details of initialization, LAD and MSD bus interface control, and interrupt handling are provided in the following sections.

#### initialization (host-independent mode)

To simplify initialization of external program memory, the SMJ34082A provides a bootstrap loader to perform an initial program load of 64 instructions. Once invoked, the loader causes the SMJ34082A to read 65 words from the LAD bus and write 64 words out to the external program memory on the MSD bus, beginning with location 0. The first word read is used to initialize the configuration register.

This loader is invoked by first setting RESET low, and then INTR low. A separate timing diagram for using the bootstrap loader is provided (see Figure 34). INTR should be taken low after RESET is already low, as shown in the diagram. When the bootstrap loader is started, the FPU core is reset (internal states and status are cleared, but not data registers) and the stack pointer, program counter, and interrupt vector register are all set to zero.

RESET must be set high again before the loader operation can start (see Figure 34). Once the loader is active, an external interrupt (signalled by INTR low) will not be granted until the load sequence is finished. However, RESET going low terminates the load sequence, regardless of whether the sequence is complete. When the load sequence is finished, the device begins program execution at external address 0.

#### LAD bus control (host-independent mode)

Data transfer from the LAD bus (LAD31-0) is controlled primarily by output signals, ALTCH, WE, and CAS. ALTCH is the address write strobe that signals an address is being output on the LAD bus. The CAS signal is the read strobe, and WE is the write enable output to memory.

If a bidirectional FIFO is used instead of memory,  $\overline{\text{CAS}}$  can be directly connected to the read clock and  $\overline{\text{WE}}$  to the write clock. The CC input can be used to signal the SMJ34082A when data is ready for input from the FIFO stack.

Data input on the LAD bus can be written to data registers, control registers, or passed through for output on the MSD bus. Alternatively, the LAD bus input can be selected directly as an FPU source operand without writing to a register.

An FPU result can be written to a data register and at the same time be passed out on the LAD bus. When this is done, the clock period may need to be extended up to 15 ns (SMJ34082-30) to allow for the propagation delay from the FPU core to the outputs.

Depending on the specific system implementation, transferring data to and from the LAD bus without intervening register operations may significantly improve throughput. In the host-independent mode, data moves to and from internal registers can be minimized at the cost of adjusting the clock period to assure integrity of FPU inputs to and output from the LAD bus.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

### MSD bus control (host-independent mode)

The MSD bus can be used to access either external data memory or external code memory, depending on the combination of control signals required. If the memory on the MSD port is shared with a host processor, the MAE and RDY signals can be used to prevent conflicts between the host and the SMJ34082A. When memory on the MSD port is shared, the host processor can monitor the state of the SMJ34082A memory chip enable (MCE) to determine when the SMJ34082A is not accessing the memory.

Otherwise, the  $\overline{\text{MAE}}$  signal may be tied low (if unused), and the SMJ34082A can use  $\overline{\text{MOE}}$ ,  $\overline{\text{MWR}}$ , and DS/ $\overline{\text{CS}}$  to control external memory operations into either data space or code space, as selected by DS/ $\overline{\text{CS}}$ .

#### interrupt handling (host-independent mode)

Interrupts to the SMJ34082A can be signalled by setting the interrupt request input (INTR) low. INTR is associated with the vector in the interrupt vector register. Software interrupts are signalled by setting the software interrupt flag in the status register.

In the event of an FPU status exception in the host-independent mode, an interrupt is generated that causes a branch to an exception handler routine. The address of the exception handler is stored in the interrupt vector register by the user prior to execution of the FPU program. Interrupts may be disabled by setting the appropriate bits in the status register.



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	6 V
Input voltage range, V <sub>1</sub>	
Off-state output voltage range	–2 V to 6 V
Operating free-air (minimum) and case (maximum) temperature range	55°C to 125°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

	·	MIN	NOM	MAX	UNIT				
Vcc	Supply voltage	Supply voltage							
Vss	Supply voltage (see Note 2)		0		٧				
VIH	High-level input voltage			2.4		V <sub>CC</sub> +0.3	٧		
VIL	Low-level input voltage	Low-level input voltage							
ЮН	High-level output current			-8	mA				
lOL	Low-level output current					8	mA		
		Coprocessor mode  Host-independent Mode	SMJ34082A-28	ĺ		7.1	MHz		
<b>.</b>	Clock frequency		SMJ34082A-30			7.6			
fclock	Clock frequency		SMJ34082A-28			14.3	1		
		nost-independent vidue	SMJ34082A-30			15.4			
TA	Operating free-air temperature	-55			•℃				
ТС	Operating case temperature					125	°C		

NOTE 2: In order to minimize noise on VSS, care should be taken to provide a minimum-inductance path between the VSS pins and system ground.

# electrical characteristics over recommended operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted)

	PARAMETER		TEST CONDIT	IONS	MIN	TYPI	MAX	UNIT
Vон	High-level output voltage		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -8 mA	2.6			٧
VOL	Low-level output voltage		V <sub>CC</sub> = 4.5 V,	lOL ≈ 8 mA			0.6	٧
l-	High-impedance bidirectio	nal nina autaut aurrant	V <sub>CC</sub> = 4.5 V,	V <sub>O</sub> = 2.8 V			10	μА
Ю	nigh-impedance bidirectio	nai pins output current	V <sub>CC</sub> = 4.5 V,	V <sub>O</sub> = 0.6 V			-10	μΑ
h	Input current		V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>				±10	μΑ
		Dynamic	V <sub>CC</sub> = 5.5 V				325	mA
1CC§	Supply current	0	V <sub>I</sub> = V <sub>IL</sub> max or V <sub>IH</sub> min,	IOH = IOL = 0			50	4
		Quiescent	$V_{I} = 0.2 \text{ V or V}_{CC} - 0.2 \text{ V},$	IOH = IOL = 0			50	mA
Ci	Input capacitance					10		рF

<sup>\*</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.



NOTE 1: All voltage levels are with respect to ground (VSS).

<sup>\$</sup> Icc is measured at maximum clock frequency. Inputs are presented with random logic highs and lows to assure the toggling of internal nodes.

D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

# coprocessor mode (MSTR low)

switching characteristics over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted)<sup>†</sup> propagation delay times

			SMJ340	32A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> p(ATCL-CORV)	Propagation delay time, ALTCH low to CORDY valid	11		40	l	40	
<sup>t</sup> p(ATCH-LADV)	Propagation delay time, ALTCH high to LAD data valid	16		35	<u> </u>	35	
<sup>t</sup> p(CASL-LADV)	Propagation delay time, CAS low to LAD data valid	14		30		25	
<sup>t</sup> p(CASH-LADZ)	Propagation delay time, CAS high to LAD disabled	14		30		25	
<sup>t</sup> p(LC1-DCSL)ML	Propagation delay time, LCLK1 ↑ or ↓ to DS/CS low with MEMCFG low	17, 21, 23		25		25	
<sup>t</sup> p(LC1-DCSH)ML	Propagation delay time, LCLK1 ↑ or ↓ to DS/CS high with MEMCFG low	17, 19, 21, 23, 24, 26		25		25	
t <sub>p</sub> (LC1-DCSL)MH	Propagation delay time, LCLK1 ↑ or ↓ to DS/CS low with MEMCFG high	18, 20, 22, 25, 27		30	2	22	
t <sub>p(LC1-DCSH)</sub> MH	Propagation delay time, LCLK1 ↑ or ↓ to DS/CS high with MEMCFG high	18, 20, 22, 25, 27		21	2	21	
<sup>t</sup> p(LC1-MCEL)	Propagation delay time, LCK1 ↑ or ↓ to MCE low	17-19, 21-27		21	2	21	
<sup>t</sup> p(LC1-MCEH)ML	Propagation delay time, LCLK1 ↑ or ↓ to MCE high with MEMCFG low	17, 19, 21, 23		23	2	23	
t <sub>p(LC1-MCEH)MH</sub>	Propagation delay time, LCLK1 ↑ or ↓ to MCE high with MEMCFG high	18, 22, 25, 27		15	2	15	
<sup>t</sup> p(LC1-MOEL)	Propagation delay time, LCLK1 ↑ or ↓ to MOE low	17, 18, 21-23, 26, 27	10	35	10	35	ns
t <sub>p</sub> (LC1-MOEH)	Propagation delay time, LCLK1 ↑ or ↓ to MOE high	17, 18, 21-23, 26, 27	3	13	3	13	
t <sub>p(LC1-MSAV)</sub>	Propagation delay time, LCLK1 ↑ or ↓ to MSA address valid	17-27		25		25	
p(LC1-MSDV)	Propagation delay time, LCLK1 ↑ or ↓ to MSD data valid	19, 20-22, 24, 25		40		40	
<sup>t</sup> p(LC1-MWRL)	Propagation delay time, LCLK1 ↑ or ↓ to MWR low	19-22, 24, 25	10	35	10	35	
<sup>t</sup> p(LC1-MWRH)	Propagation delay time, LCLK1 ↑ or ↓ to MWR high	20-22, 24, 25	3	13	3	13	
b(LC1H-COIL)	Propagation delay time, LCLK1 ↑ to COINT low	12		23		20	
p(LC1H-COIH)	Propagation delay time, LCLK1 ↑ to COINT high	12		23		20	
p(LC1H-LADV)	Propagation delay time, LCLK1 ↑ to LAD data valid	16		28		23	
p(MSDV-LADV)	Propagation delay time, MSD data valid to LAD data valid	26, 27		30		25	
p(RASH-LADXZ)	Propagation delay time, RAS high to LAD disabled	16		30		25	

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



### coprocessor mode (MSTR low)

switching characteristics over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued)<sup>†</sup>

enable and disable times

			SMJ340	82A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
ten(LOEL-LADZX)	Enable time, LOE low to LAD enabled	16	2	17	2	17	
ten(MAEL-MSAZX)	Enable time, MAE low to MSA enabled	21, 22	2	17	2	17	ns
ten(MAEL-MSDZX)	Enable time, MAE low to MSD enabled	22	2	17	2	17	
tdis(LOEH-LADXZ)	Disable time, LOE high to LAD disabled	16	2	17	2	17	
tdis(MAEH-MSAXZ)	Disable time, MAE high to MSA disabled	21, 22	2	17	2	17	ns
tdis(MAEH-MSDXZ)	Disable time, MAE high to MSD disabled	21	2	17	2	17	

#### valid times

			SMJ340	82A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t <sub>v</sub> (MWRH-MSA)	Valid time, MSA address after MWR high	20-22, 24, 25	0		0		
t <sub>v</sub> (MWRH-MSD)	Valid time, MSD data output after MWR high	20-22, 24, 25	0		0		ns
<sup>t</sup> v(LC1-MSA)	Valid time, MSA address valid after LCK ↑ or ↓	17-22, 24-27	3		3		] "
tv(LC1L-COR)	Valid time, CORDY valid after LCLK1 low	11	0		0		

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) clock period and pulse duration

			SMJ3406	32A-28	SMJ340	32A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(LC1)	Clock period, LCLK1 (1/f <sub>clock</sub> ) with PIPES1 low	10, 17-22, 24-27	170		162		ns
tc(LC2)	Clock period, LCLK2 (1/f <sub>clock</sub> ) with PIPES1 low	10	170		162		110
tw(LC1H)	Pulse duration, LCLK1 high	10	76		72		
tw(LC1L)	Pulse duration, LCLK1 low	10	76		72		
tw(LC2H)	Pulse duration, LCLK2 high	10	76		72		
tw(LC2L)	Pulse duration, LCLK2 low	10	76		72		
tw(DCSH)MH	Pulse duration, DS/CS high with MEMCFG high	20, 25, 27	5		5		
tw(RSTL)	Pulse duration, RESET low	12	35		30		ns
tw(MCEH)	Pulse duration, MCE high	18, 25, 27	5		5		
tw(MOEH)	Pulse duration, MOE high	17, 18, 23, 26, 27	5		5		
tw(MWRH)	Pulse duration, MWR high	20, 24, 25	5		5		

T See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

#### coprocessor mode (MSTR low)

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued) $^{\dagger}$ 

#### transition times

			SMJ340	82A-28	SMJ340	B2A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t(LC1)	Transition time, LCLK1	10		15		15	
t(LC2)	Transition time, LCLK2	10	1	15		15	ns

#### setup and hold times

			SMJ340	82A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t <sub>su(BUS-LC2H)</sub>	Setup time, BUSFLT valid before LCLK2 ↑	11	20		13		
t <sub>su(CC-LC1)</sub>	Setup time, CC valid before LCLK1 ↑ or ↓	12	7		7		
t <sub>su(LAD-ATCL)</sub>	Setup time, LAD address valid before ALTCH low	13-16, 23	17		17		
<sup>t</sup> su(LAD-CASH)	Setup time, LAD address valid before CAS high	13, 15, 24, 25	15		15		
t <sub>su</sub> (LRD-LC2H)	Setup time, LRDY valid before LCLK2 ↑	11	20		20		
t <sub>su(MSD-LC1)</sub>	Setup time, MSD data valid before LCLK1 ↑ or ↓	17, 18, 23	12		12		ns
t <sub>su</sub> (RASH-ATCL)	Setup time, RAS high before ALTCH low	13-15, 23	35		30		
tsu(RDYL-LC1)	Setup time, RDY low before LCLK1 ↑ or ↓	12	20		15		
tsu(RSTH-LC1)	Setup time, RESET high before LCLK1 ↑ or ↓	12	50		50		
t <sub>su(SF-ATCL)</sub>	Setup time, SF valid before ALTCH low	13-16, 23	15		15		
t <sub>su</sub> (WEL-CASL)	Setup time, WE low for data write before CAS low	13, 16	15		15		
th(ATCH-SF)	Hold time, SF valid after ALTCH high	13-15, 23	15		12		
th(ATCL-LAD)	Hold time, LAD address valid after ALTCH low	13-16, 23	21		17		
<sup>t</sup> h(CASH-LAD)	Hold time, LAD data valid after CAS high	13, 15, 24, 25	0		0		
th(CASH-SF)	Hold time, SF valid after CAS high	13-15, 23	15		15		
th(LC1-CC)	Hold time, CC valid after LCLK1 ↑ or ↓	12	5		5		
th(LC1-MSD)	Hold time, MSD input data valid after LCLK1 ↑ or ↓	17, 18, 23	4		4		ns
th(LC1-RDY)	Hold time, RDY valid after LCLK1 ↑ or ↓	12	5		5		
th(LC1H-LC2L)	Hold time, LCLK2 low after LCLK1 high	10	20		20		
th(LC2H-BUS)	Hold time, BUSFLT valid after LCLK2 high	11	5		5		
th(LC2H-LC1H)	Hold time, LCLK1 high after LCLK2 high	10	20		20		
th(LC2H-LRD)	Hold time, LRDY valid after LCLK2 high	11	5		5		
th(WEH-SF)	Hold time, SF valid after WE high	13	20		20		

<sup>&</sup>lt;sup>†</sup> See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



C-26

POST OFFICE BOX 655303 ♥ DALLAS, TEXAS 75265

### coprocessor mode (MSTR low)

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued)  $^{\dagger}$ 

### delay times

			SMJ340	B2A-28	SMJ340	32A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
td(DCSH-MCEL)MH	Delay time, DS/CS high to MCE low with MEMCFG high	18, 22	4		4		
td(DCSH-MWRL)	Delay time, DS/CS high to MWR low	19, 24	5	•	5		
td(MCEH-DCSL)MH	Delay time, MCE high to DS/CS low with MEMCFG high	20	4		4		
td(MCEH-MWRL)	Delay time, MCE high to MWR low	25	5		5		
td(MOEH-MWRL)	Delay time, MOE high to MWR low	19	5		5		
<sup>t</sup> d(MSAV-MWRL)	Delay time, MSA valid to MWR low	20-22, 24, 25	4		4		ns
td(MSDZ-MOEL)	Delay time, MSD disabled to MOE low	21, 22	2		2		
td(MWRH-MCEL)MH	Delay time, MWR high to MCE low with MEMCFG high	25	5		5		
<sup>t</sup> d(MWRH-MOEL)	Delay time, MWR high to MOE low	19, 21, 22	5		5		
td(MWRH-MSDVZ)	Delay time, MWR high to MSD disabled	21	1	12	1	9	
td(MWRL-MSDZX)	Delay time, MWR low to MSD enabled	21, 22	1	13	1	13	

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

### host-independent mode (MSTR high)

switching characteristics over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) propagation delay times

	PARAMETER	FIGURE	SMJ34082A-28	SMJ3408	32A-30	
	PARAMETER	FIGURE	MIN MAX	MIN	MAX	UNIT
tp(CLKH-ATCH)	Propagation delay time, CLK ↑ to ALTCH high	29, 30	10		10	
<sup>t</sup> p(CLKH-ATCL)	Propagation delay time, CLK ↑ to ALTCH low	29, 30	28	3	28	
<sup>‡</sup> p(CLKH-CASH)	Propagation delay time, CLK ↑ to CAS high	29, 31, 32, 34-36	10		10	
<sup>‡</sup> p(CLKH-CASL)	Propagation delay time, CLK ↑ to CAS low	29, 31, 32, 34-36	28		28	
<sup>t</sup> p(CLKH-COIH)	Propagation delay time, CLK ↑ to COINT high	29-31, 33, 35, 36, 46	20		20	
<sup>‡</sup> p(CLKH-COIL)	Propagation delay time, CLK ↑ to COINT low	29-31, 33, 35, 36, 46	20		20	
tp(CLKH-CORH)	Propagation delay time, CLK T to CORDY high	46	20		17	
tь(CLKH-CORL)	Propagation delay time, CLK ↑ to CORDY low	46	20		17	
t <sub>p</sub> (CLKH-DCSH)MH	Propagation delay time, CLK ↑ to DS/CS high with MEMCFG high	36, 38, 40, 42-44	1 10	1	10	
<sup>t</sup> p(CLKH-DCSH)ML	Propagation delay time, CLK ↑ to DS/CS high with MEMCFG low	35, 37, 39, 41, 45, 46	23		20	
t <sub>P</sub> (CLKH-DCSL)MH	Propagation delay time, CLK T to DS/CS low with MEMCFG high	36, 38, 40, 42-44	1 23	1	20	
<sup>t</sup> p(CLKH-DCSL)ML	Propagation delay time, CLK ↑ to DS/CS low with MEMCFG low	37, 41, 45-47	23		20	
tp(CLKH-ITGH)	Propagation delay time, CLK T to INTG high <sup>‡</sup>	47	20		15	
tp(CLKH-ITGL)	Propagation delay time, CLK ↑ to INTG low	47	25		20	
<sup>t</sup> p(CLKH-LADV)	Propagation delay time, CLK ↑ to LAD valid	29, 30, 33-35, 43, 44	35		35	ns
<sup>t</sup> p(CLKH-MCEH)MH	Propagation delay time, CLK ↑ to MCE high with MEMCFG high	36, 38, 42-46	1 10	1	10	
<sup>t</sup> p(CLKH-MCEH)ML	Propagation delay time, CLK ↑ to MCE high with MEMCFG low	37, 39, 41, 45-47	1 20	1	20	
<sup>t</sup> p(CLKH-MCEL)	Propagation delay time, CLK ↑ to MCE low	35-39, 41-47	1 23	1	20	
<sup>t</sup> p(CLKH-MOEH)	Propagation delay time, CLK T to MOE high	37, 38, 41-47	1 11	1	11	
<sup>t</sup> p(CLKH-MOEL)	Propagation delay time, CLK T to MOE low	37, 38, 41-47	10 35	10	35	
<sup>t</sup> p(CLKH-MSAV)	Propagation delay time, CLK T to MSA address valid	35-47	20		20	
<sup>t</sup> p(CLKH-MSDV)	Propagation delay time, CLK T to MSD data valid	35, 36, 39-42	40		40	
<sup>t</sup> p(CLKH-MWRH)	Propagation delay time, CLK ↑ to MWR high	35, 36, 40-42	1 10	1	10	
<sup>t</sup> p(CLKH-MWRL)	Propagation delay time, CLK ↑ to MWR low	35, 36, 39-42	10 35	10	35	

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.

‡ Interrupts are not granted during multicycle instructions.



### host-independent mode (MSTR high)

switching characteristics over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued) $^{\dagger}$ 

### propagation delay times (continued)

			SMJ340	82A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t <sub>p</sub> (CLKH-WEH)	Propagation delay time, CLK ↑ to WE high	30, 33, 43, 44		10		10	
t <sub>p</sub> (CLKH-WEL)	Propagation delay time, CLK ↑ to WE low	30, 33, 43, 44		30		30	ns

#### enable and disable times

			SMJ340	82A-28	SMJ340	B2A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
ten(CLKH-LADZX)	Enable time, CLK high to LAD enabled	29, 30	5		5		
ten(LOEL-LADZX)	Enable time, LOE low to LAD enabled	33	2	17	2	17	
ten(MAEL-MSAZX)	Enable time, MAE low to MSA enabled	41, 42	2	17	2	17	ns
ten(MAEL-MSDZX)	Enable time, MAE low to MSD enabled	42	2	17	2	17	
tdis(CLKH-LADZX)	Disable time, CLK high to LAD disabled <sup>‡</sup>	29, 30		25		25	
tdis(LOEH-LADXZ)	Disable time, LOE high to LAD disabled	33	2	17	2	17	
tdis(MAEH-MSAXZ)	Disable time, MAE high to MSA disabled	41, 42	2	17	2	17	ns
tdis(MAEH-MSDXZ)	Disable time, MAE high to MSD disabled	42	2	17	2	17	

#### valid times,

			SMJ340	82A-28	SMJ340	82A-30	
	PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
tv(ATCH-LAD)	Valid time, LAD output data after ALTCH high	29, 30	2		2		
tv(CLKH-MSA)	Valid time, MSA address valid after CLK high	35-47	3		3		
t <sub>v</sub> (MWRH-MSD)	Valid time, MSD data valid after MWR high	35, 36, 40-42	1		1		ns
t <sub>v</sub> (MWRH-MSA)	Valid time, MSA address valid after MWR high	35, 36, 40-41	1		1		:
tv(WEH-LAD)	Valid time, LAD data valid after ₩Ē	30, 33, 43, 44	2		2		

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



<sup>&</sup>lt;sup>‡</sup> Valid only for last write in series. The LAD bus is not placed in high-impedance state between consecutive outputs.

D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

### host-independent mode (MSTR high)

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted)  $^{\dagger}$ 

clock period and pulse duration

			SMJ34082A-28		SMJ3408			
	PARAMETER	FIGURE	MIN	MAX	MIN MAX		UNIT	
tc(CLK)	Clock period time, CLK (1/f <sub>clock</sub> ) with PIPES1 low	28-31, 33-48	78		73		ns	
tw(ATCH)	Pulse duration, ALTCH high	30	5		5			
tw(CASH)	Pulse duration, CAS high	29, 31, 32, 35, 36	5		5			
tw(CLKH)	Pulse duration, CLK high	28	17		17			
tw(CLKL)	Pulse duration, CLK low	28	22		22			
tw(DCSH)	Pulse duration, DS/CS high	36, 40, 44	5		5			
tw(ITRL)	Pulse duration, INTR low	34, 47	30		30			
<sup>t</sup> w(MCEH)	Pulse duration, MCE high	36, 38, 44-46	5		5		ns	
<sup>†</sup> w(MOEH)	Pulse duration, MOE high	37, 38, 43-46	6		6			
tw(MWRH)	Pulse duration, MWR high	35, 36, 40	6		6			
tw(RSTL)	Pulse duration, RESET low	34	40		40			
tw(WEH)	Pulse duration, WE high	30, 33, 43, 44	5		5			

### transition time

		SMJ34082A-28		SMJ34082A-30		
PARAMETER	FIGURE	MIN	MAX	MIN	MAX	UNIT
t(CLK) Transition time, CLK	28		15		15	ns

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.



### host-independent mode (MSTR high)

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued)<sup>†</sup> setup and hold times

	PARAMETER		SMJ34082A-28		SMJ34082A-30		
	FIGURE	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> su(CC-CLKH)	Setup time, CC before CLK high	45	7		7		
<sup>t</sup> su(LADV-CLKL)	Setup time, LAD data valid before CLK low for immediate data input <sup>‡</sup>	32	15		15		-
tsu(ITRL-CLKH)	Setup time, INTR before CLK high	47	20	-	15		
<sup>t</sup> su(LAD-CLKH)	(LAD-CLKH) Setup time, LAD input data valid before CLK high		15		13		ns
t <sub>su(LRD-CLKH)</sub>	Setup time, LRDY before CLK high	48	20		15		
t <sub>su</sub> (MSD-CLKH)			13		13		•
t <sub>su</sub> (RDYV-CLKH)	YV-CLKH) Setup time, RDY valid before CLK high				12		
t <sub>su(RSTH-CLKH)</sub>	Setup time, RESET high before CLK high	34	45		45		
<sup>t</sup> su(RSTL-ITRL)	Setup time, RESET low before INTR low for bootstrap loader	34	20		20		
th(CLKH-CC)	Hold time, CC after CLK high	45	3		3		
th(CLKH-ITR)	Hold time, INTR after CLK high	47	3		3		
<sup>t</sup> h(CLKH-LAD)	Hold time, LAD input data valid after CLK high	29, 31, 35, 36	5		5		
th(CLKH-LRD)	Hold time, LRDY after CLK high	48	0		0		
th(CLKH-MSD)			4		4		ns
th(CLKH-RDY)	Hold time, RDY after CLK high		0		0		
th(CLKL-LAD)	LKL-LAD) Hold time, LAD data after CLK low for immediate data input <sup>‡</sup>		5		5		
th(ITRL-RSTH)	34	15		15			

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.

Adjusted clock period - Normal clock period + Data delay + 5 ns

The data delay is the delay from CLK high to valid data. This mode may not be used to input data for divides or square roots.



<sup>†</sup> This mode permits data input that does not meet the minimum setup before CLK high. The clock period for this mode must be extended according to the equation:

D3592, SEPTEMBER 1990 - REVISED MAY 1991 - SGUS012A

# host-independent mode (MSTR high)

timing requirements over recommended ranges of supply voltage and operating free-air (minimum) and case (maximum) temperature range (unless otherwise noted) (continued) $^{\dagger}$  delay times

			SMJ34082A-28		SMJ34082A-30		
	PARAMETER	FIGURE	MIN	MAX	MIN MAX		UNIT
td(ATCH-CASL)	Delay time, ALTCH high to CAS low	29	5		5		
td(ATCH-WEL)	Delay time, ALTCH high to WE low	30	3		3		
td(CASH-ATCL)	Delay time, CAS high to ALTCH low	29	3		3		
td(CASH-WEL)	Delay time, CAS high to WE low	33	3		3		
td(COIL-ATCL)	Delay time, COINT low to ALTCH low	29, 30	0		0		
td(COIL-CASL)	Delay time, COINT low to CAS low	31, 35, 36	0		0		
네(COIL-WEL)	Delay time, COINT low to WE low	33	0		0		
td(DCSH-MCEL)MH	Delay time, DS/CS high to MCE low with MEMCFG high	38, 42	5		5		
td(DCSH-MWRL)	Delay time, DS/CS high to MWR low	35, 39	4		4		
td(MCEH-DCSL)MH	Delay time, MCE high to DC/CS low with MEMCFG high	40	5		5		
td(MCEH-MWRL)	Delay time, MCE high to MWR low	36	5		5		ns
td(MOEH-MWRL)	Delay time, MOE high to MWR low	39	5		5		i
td(MSAV-MWRL)	Delay time, MSA valid to MWR low	35, 36, 40-42	4		4		
td(MSDZ-MOEL)	Delay time, MSD disabled to MOE low	41, 42	2		2		
td(MWRH-MCEL)MH	Delay time, MWR high to MCE low with MEMCFG high	36	5		5		
td(MWRH-MOEL)	Delay time, MWR high to MOE low	41, 42	5		5		
td(MWRH-MSDXZ)	Delay time, MWR high to MSD disabled	42	1	12	1	9	
td(MWRL-MSDZX)	Delay time, MWR low to MSD enabled	41, 42	1	13	1	13	
td(WEH-ATCL)	Delay time, WE high to ALTCH low	29	3		3		
td(WEH-CASL)	Delay time, WE high to CAS low	31	3		3		

See Parameter Measurement Information for load circuit, voltage waveforms, and timing diagrams. The device parameters are measured for PIPES2 high and PIPES1 low. No other pipeline settings are specified.

#### **EXPLANATION OF LETTER SYMBOLS**

This data sheet uses a type of letter symbol based on JEDEC Std-100 and IEC Publication 748-2, 1985, to describe time intervals. The format is:

tA(BC-DE)F

Where:

Subscript A indicates the type of dynamic parameter being represented. One of the following is used:

Switching Characteristics:

p = Propagation delay time

en = Enable time

dis = Disable time

Timing Requirements:

c = Clock period

w = Pulse duration

= Transition time ŧ

d = Delay time

su = Setup time

Hold time

= Valid time

Subscript B indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval.

Subscript C indicates the direction of the transistion and/or the final state or level of the signal represented by B. One or two of the following are used:

High or transition to high

= Low or transition to low L

٧ A valid steady-state level

X = Unknown, changing, or "don't care" level

High-impedance (off) state

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval.


Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. One or two of the symbols described in Subscript C are used.

Subscript F indicates additional information such as mode of operation, test conditions, etc.

The hyphen between the C and D subscripts is omitted when no confusion is likely to occur. For these letter symbols on this data sheet, the signal names are further abbreviated as follows:

SIGNAL	B&D	SIGNAL	B & D	SIGNAL	B & D	SIGNAL	B & D	SIGNAL	B & D
NAME	SUBSCRIPT	NAME	SUBSCRIPT	NAME	SUBSCRIPT	NAME	SUBSCRIPT	NAME	SUBSCRIPT
ALTCH	ATC	CORDY	COR	LCLK2	LC2	MSA(0:15)	MSA	TCK	TCK
BUSFLT	BFT	DC/CS	DCS	LOE	LOE	MSD(0:31)	MSD	TDI	TDI
CAS	CAS	EC(0:1)	EC	LRDY	LRD	MWR	MWR	TDO	TDO
cc	cc	INTG	INT	MAE	MAE	RAS	RAS	TMS	TMS
CID(0:2)	CID	INTR	ITR	MSTR	MST	RDY	RDY	Vcc/Vss	
CLK	CLK	LAD(0:31)	LAD	MCE	MCE	RESET	RST	WE	WE
COINT	COI	LCLK1	LC1	MOE	MOE	SF	SF	MEMCFG	М





NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the following characteristics: PRR = 1 MHz, Z<sub>Ω</sub> = 50 Ω, t<sub>r</sub> ≤ 6 ns, t<sub>f</sub> ≤ 6 ns.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  - C. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. For tpLz and tpHz, VoL and VoH are measured values.

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES. 3-STATE OUTPUTS** 

Figure 9



C-34

**VOLTAGE WAVEFORMS** 

PROPAGATION DELAY TIMES





Figure 10. Coprocessor Mode, Input Clocks



†Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.

Figure 11. Coprocessor Mode, Bus Control Signals








Figure 12. Coprocessor Mode, Control Signals



†Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.


Figure 13. Coprocessor Mode, SMJ34020 GSP to SMJ34082






†Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.

Figure 14. Coprocessor Mode, SMJ34082A to SMJ34020 GSP Including Coprocessor Internal Cycle




†Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.

Figure 15. Coprocessor Mode, DRAM/VRAM Memory to SMJ34082



†Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.

Figure 16. Coprocessor Mode, SMJ34082A to DRAM/VRAM Memory



<sup>†</sup> The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.


NOTE: This example shows a data read followed by an instruction read.

Figure 17. Coprocessor Mode MSD Bus Timing, Memory to SMJ34082A with MEMCFG Low



<sup>\*</sup> MCE dos not toggle at each clock edge.

<sup>§</sup> MOE goes high at each clock edge.



NOTE: This example shows a data read followed by an instruction read followed by an instruction read. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every clock edge. In this mode, DS/CS and MCE may not both be active (low) at the same time.

Figure 18. Coprocessor Mode MSD Bus Timing, Memory to SMJ34082A with MEMCFG High



td(MOEH-MWRL)

#### PARAMETER MEASUREMENT INFORMATION tc(LC1) LCLK1 tp(LC1-MSAV) tv(LC1-MSA) to(LC1-MSAV) **ADDRESS OUT** ADDRESS OUT ADDRESS OUT tp(LC1-MSDV) DATA OUT DATA IN | tp(LC1-DCSH)ML DS/CS† I td(DCSH-MWRL) tp(LC1-MCEH)ML tp(LC1-MCEL) MCE‡ tp(LC1-MWRL) td(MSAV-MWRL) MWR MOES

NOTE: This example shows a data write followed by a code read.

Figure 19. Coprocessor Mode MSD Bus Timing, SMJ34082A to Memory with MEMCFG Low


td(MWRH-MOEL)



<sup>†</sup> The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.

<sup>‡</sup> MCE does not toggle at each clock edge.

<sup>§</sup> MWR goes high at each clock edge.




NOTE: This example shows multiple data writes. Timing for multiple code writes would be similar. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every clock edge. In this mode, DS/CS and MCE may not both be active (low) at the same time.

Figure 20. Coprocessor Mode MSD Bus Timing, SMJ34082A to Memory with MEMCFG High



#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.


Figure 21. Coprocessor Mode, MSD Enable/Disable Timing with MEMCFG Low



<sup>\*</sup> MCE does not toggle at each clock edge.

<sup>§</sup> MOE goes high at each clock edge.


NOTE: This example shows a data write followed by an instruction read.



NOTE: This example shows a data write followed by an instruction read. Timing for multiple code writes would be similar. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every clock edge. In this mode, DS/CS and MCE may not both be active (low) at the same time.

Figure 22. Coprocessor Mode, MSD Bus Enable/Disable Timing with MEMCFG High





<sup>†</sup>Q1, Q2, Q3, and Q4 represent the first, second, third, and fourth quarter clocks, respectively, of the LCLK1 clock period.

Figure 23. Coprocessor Mode, Jump to External Memory Subroutine with MEMCFG Low




C-47

The setting of DS/CS determines whether the value on the MSD bus in an instruction or data.

<sup>§</sup> MCE does not toggle at each rising clock edge.


MOE goes hiigh at each rising clock edge.



<sup>†</sup> MCE does not toggle at each clock edge. ‡ MOE goes high at each clock edge.

Figure 24. Coprocessor Mode, LAD to MSD Bus Transfer Timing with MEMCFG Low






† DS/CS valid for moves to data space; MCE valid for moves to code space. Only one of these would be valid for each move instruction.

† This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register.

Figure 25. Coprocessor Mode, LAD to MSD Bus Transfer Timing with MEMCFG High



C-49




MCE dos not toggle at each clock edge.

Figure 26. Coprocessor Mode, MSD to LAD Bus Transfer Timing with MEMCFG Low



<sup>‡</sup> MOE goes high at each clock edge.



† DS/CS valid for moves to data space; MCE valid for moves to code space. Only one would be valid for each move instruction.

NOTE: This option for using DS/CS as data space chip enable and MCE as code space chip enable is involved by setting the MEMCFG bit high in the configuration register.

Figure 27. Coprocessor Mode, MSD to LAD Bus Transfer Timing with MEMCFG High







Figure 28. Host-Independent Mode, Input Clock




<sup>†</sup> COINT timing is for LADCFG high only. When the LADCFG bit is set high in the configuratin register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.

Figure 29. Host-Independent Mode, LAD Bus Timing for Memory to SMJ34082A



NOTE: This timing diagram assumes an external address latch to store address for external memory reads. Data input hold time on the latch is zero; data (or address) output hold time is nonzero.

#### PARAMETER MEASUREMENT INFORMATION




<sup>†</sup> Valid only for last write in series. The LAD bus is not placed in high-impedance state between consecutive outputs.

Figure 30. Host-Independent Mode, LAD Bus Timing for SMJ34082A to Memory



<sup>&</sup>lt;sup>‡</sup> COINT timing is for LADCFG high only. When the LADCFG bit is set high in the configuration register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.

NOTE: This timing diagram assumes an external address latch to store address for external memory reads. Data input hold time is zero. Data (or address) output hold time is nonzero. Valid only for last write in series. The LAD bus is not placed in high impedance between consecutive outputs.



<sup>†</sup> COINT timing is for LADCFG high only. When the LADCFG bit is set high in the configuration register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.

ALTCH

DELAY TIME
TO
VALID DATA

DATA IN

DATA IN

th(CLKL-LAD)

tsu(LADV-CLKL)

tp(CLKH-CASH)

tw(CASH)

Figure 31. Host-Independent Mode, LAD Bus Timing Input to SMJ34082A


Figure 32. Host-Independent Mode, LAD Bus Timing Input of Immediate Data to SMJ34082A



C-54

<sup>†</sup> This mode permits data input which does not meet the minimum setup before CLK high. For immediate data input, CLK must be high for more than 20 ns. This input mode cannot be used to input data for divides and square roots.

\*\*Adjusted clock period = Normal clock period + Data delay + 5 ns\*\*




NOTE: If the instruction writes the result of an FPU operation to a register and outputs the result to the LAD bus, in the same cycle, the minimum clock period must be extended.

Figure 33. Host-Independent Mode, LAD Bus Timing Output from SMJ34082A



<sup>†</sup> When the LADCFG bit is high, LOE high places CAS and WE (as well as the LAD bus) in high impedance.

‡ Valid only for LADCFG high. When the LADCFG bit is high in the configuration register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.




<sup>†</sup> RESET is level sensitive. When RESET is set low, both LAD and MSD buses are placed in high-impedance state. When RESET is released, the sequencer forces a jump to address 0. If INTR goes low while RESET is low, the loader moves 64 words through to the external memory on MSD. Timing for the LAD to MSD move is shown in a later diagram, with the exception that the first word on LAD loads the configuration register and does not pass to the MSD bus.

NOTE: When the bootstrap loader is invoked, the first data word input on the LAD bus should be the configuration register settings, which will be written into the configuration register. This allows the user to select the MEMCFG setting, for reading or writing memory on the MSD port, as well as the LADCFG setting for the LAD bus interface.

Figure 34. Host-Independent Mode LAD Bus Timing, Bootstrap Loader Operation



INTR may be low one or more cycles after RESET goes low. RESET is held low, and then INTR is taken low. The bootstrap loader starts when RESET is set high, which may involve a delay of one or more cycles after INTR goes low.




<sup>†</sup> COINT timing is for LADCFG high only. When the LADCFG bit is set high in the configuration register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.

Figure 35. Host-Independent Mode, LAD to MSD Bus Timing with MEMCFG Low



<sup>\*</sup> MCE does not toggle at each rising clock edge.

<sup>§</sup> MOE goes high at each rising clock edge.



<sup>†</sup> COINT timing is for LADCFG high only. When the LADCFG bit is set high in the configuration register, COINT is controlled by bit 1 of the LAD move instruction instead of the set mask instruction.

Figure 36. Host-Independent Mode, LAD to MSD Bus Transfer Timing with MEMCFG High




C-58

<sup>†</sup> DS/CS valid for moves to data space; MCE valid for moves to code space. Only one of these would be valid for each move instruction.

<sup>\$</sup> This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register.

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.

NOTE; This example shows a data read followed by an instruction read.


Figure 37. Host-Independent Mode MSD Bus Timing, Memory to SMJ34082A with MEMCFG Low



<sup>‡</sup> MCE dos not toggle at each rising clock edge.

<sup>§</sup> MOE goes high at each rising clock edge.


#### PARAMETER MEASUREMENT INFORMATION



NOTE: This example shows a data read followed by an instruction read followed by an instruction read. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every rising clock edge. In this mode, DS/CS and MCE may not both be active (low) at the same time.

Figure 38. Host-Independent Mode MSD Bus Timing, Memory to SMJ34082A with MEMCFG High

#### PARAMETER MEASUREMENT INFORMATION



The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.

NOTE: This example shows a data write followed by a code read.


Figure 39. Host-Independent Mode MSD Bus Timing, SMJ34082A to Memory with MEMCFG Low



<sup>\*</sup> MCE dos not toggle at each rising clock edge.

<sup>§</sup> MWR goes high at each rising clock edge.


#### PARAMETER MEASUREMENT INFORMATION



NOTE: This example shows multiple data writes. Timing for multiple code writes would be similar. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every rising clock edge. In this mode, DS/CS and MCE may not both be active (low) at the same time.

Figure 40. Host-Independent Mode MSD Bus Timing, SMJ34082A to Memory with MEMCFG High

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> The setting of DS/CS determines whether the value on the MSD bus is an instruction or data.


#MCE dos not toggle at each rising clock edge.

NOTE: This example shows a data write followed by an instruction read.

Figure 41. Host-Independent Mode, MSD Enable/Disable Timing with MEMCFG Low



<sup>§</sup> MOE goes high at each rising clock edge.



NOTE: This example shows a data write followed by an instruction read. Timing for multiple code writes would be similar. This option for using DS/CS as data space chip enable and MCE as code space chip enable is invoked by setting the MEMCFG bit high in the configuration register. When MEMCFG is high, DS/CS and MCE rise after every rising clock edge. In this mode, DS/CS and MCE may not both be low at the same time.

Figure 42. Host-Independent Mode, MSD Bus Enable/Disable Timing with MEMCFG High

#### PARAMETER MEASUREMENT INFORMATION tc(CLK) CLK <sup>t</sup>p(CLKH-MSAV) <sup>t</sup>v(CLKH-MSA) MSA15-0 **ADDRESS 1 OUT** ADDRESS 2 OUT th(CLKH-MSD) tsu(MSD-CLKH) = XINST. IN DATA 1 IN (DATA 2 IN) MSD31-0 tp(CLKH-DCSH)MH (MOVE FROM DATA SPACE) tp(CLKH-DCSL)MH DS/CS (MOVE FROM CODE SPACE) tp(CLKH-MCEL) Tp(CLKH-MCEH)MH **MCE**t MWR tp(CLKH-MOEL) tp(CLKH-MOEH) MOE‡ tw(MOEH) **ALTCH** tp(CLKH-LADV) DATA 1 OUT LAD31-0 tv(WEH-LAD) CAS tp(CLKH-WEH) tp(CLKH-WEL) WE


Figure 43. Host-Independent Mode, MSD to LAD Bus Transfer Timing with MEMCFG High



tw(WEH)

TMCE dos not toggle at each rising clock edge.

<sup>‡</sup>MOE goes high at each rising clock edge.



† DS/CS valid for moves to data space; MCE valid for moves to code space. Only one would be valid for each move instruction.


NOTE: This option for using DS/CS as data space chip enable and MCE as code space chip enable is involved by setting the MEMCFG bit high in the configuration register.

Figure 44. Host-Independent Mode, MSD to LAD Bus Transfer Timing with MEMCF High



C-66

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265




<sup>†</sup> Dotted line shows DS/CS for MEMCFG high.

Figure 45. Host-Independent Mode, MSD Bus Timing Test Condition (CC) and Branch



<sup>&</sup>lt;sup>‡</sup> The CC input is registered on each rising edge of the clock, so the CC bit can be latched one cycle and tested during the next cycle.



<sup>†</sup> Dotted line shows DS/CS for MEMCFG high.

Figure 46. Host-Independent Mode MSD Bus Timing, SET/RESET COINT and CORDY




C-68

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

<sup>&</sup>lt;sup>‡</sup> Valid for MEMCFG low only. When MEMCFG low, COINT is set high by the set mask instruction, and it remains high until reset with another set

<sup>§</sup> The CORDY output is set low by the set mask instruction, and it remains low until reset with another set mask instruction.



<sup>†</sup> Dotted lines show DS/CS and MCE for MEMCFG high.


NOTE: Interrupts are not granted during multi-cycle instructions. This example shows two interrupt requests. The first is granted immediately; the second, after the first is finished. INTG remains high after an interrupt is granted until interrupts are reenabled or a return from interrupt instruction is executed.

Figure 47. Host-Independent Mode, MSD Bus Timing External Interrupt to SMJ34082A



<sup>‡</sup> INTR is negative-edged triggered.

#### PARAMETER MEASUREMENT INFORMATION



NOTE: When either RDY or LRDY is set low and the setup time before CLK high is observed, the device is stalled for one or more clock cycles, until RDY or LRDY is set high again. During a wait state, internal states and status are preserved and output signals do not change. LRDY can be used in this manner only in the host-independent mode.

Figure 48. Host-Independent Mode, MSD Bus Timing Wait State Timing

#### PROGRAMMING INFORMATION

#### programming the SMJ34082A

The SMJ34082A is supported by a software development tool kit, including a C compiler and an assembler. Program development using the tools is described in the TMS34082A tool kit documentation. Information on internal instructions and listing of the external instructions are provided in the following sections.

In both the coprocessor and host-independent modes, the SMJ34082A instruction word is 32 bits long. The number, length, and arrangement of fields in the 32-bit word depends on the operating mode and operation selected. Internal microcode to the SMJ34082A is not restricted to the same 32-bit instruction formats so certain internal programs may execute faster than the same operations written with external code can achieve.

In the coprocessor mode, the SMJ34082A can execute instructions both from the SMJ34020 and from the program memory on the MSD bus (MSD31-0). In the host-independent mode the SMJ34082A is controlled from code input on the MSD bus. Internal instructions may be executed in the host-independent mode by performing a jump to the internal address.



#### PROGRAMMING INFORMATION

#### internal instructions

The SMJ34082A FPU performs a wide range of internal arithmetic and logical operations, as well as complex operations (flagged '†'), summarized below. Complex instructions are multi-cycle routines stored in the internal program ROM.

One-Operand Operations:

Absolute Value 1s Complement Square Root 2s Complement

Reciprocal<sup>†</sup>

Conversions:

Integer to Single Single to Integer Integer to Double Double Double to Integer Single to Double to Single

Two-Operand Operations:

Add Multiply Subtract Divide

Compare

Matrix Operations:

 4x4, 4x4 Multiply†
 3x3, 3x3 Multiply†

 1x4, 4x4 Multiply†
 1x3, 3x3 Multiply†

**Graphics Operations:** 

Backface Testing<sup>†</sup> Polygon Elimination<sup>†</sup>

Polygon Clipping<sup>†</sup>
2-D Linear Interpolation<sup>†</sup>
Viewport Scaling and Conversion<sup>†</sup>
3-D Linear Interpolation<sup>†</sup>

2-D Window Compare<sup>†</sup>
2-Plane Clipping (X,Y,Z)<sup>†</sup>
3-D Volume Compare<sup>†</sup>
2-Plane Color Clipping (R,B,G,I)<sup>†</sup>

2-D Cubic Spline<sup>†</sup> 3-D Cubic Spline<sup>†</sup>

Image Processing:

3x3 Convolution†

Chained Operations:

Polynomial Expansion<sup>†</sup>

Multiply/Accumulate<sup>†</sup>

1-D Min/Max<sup>†</sup>

2-D Min/Max<sup>†</sup>

1-D Min/Max<sup>†</sup> 2-D Min/Max

Vector Operations:

Add<sup>†</sup> Dot Product<sup>†</sup>
Subtract<sup>†</sup> Cross Product<sup>†</sup>
Magnitude<sup>†</sup> Normalization<sup>†</sup>
Scaling<sup>†</sup> Reflection<sup>†</sup>

The internal ROM routines may be used in either the coprocessor or host-independent mode. In the coprocessor mode, the internal routines are invoked by SMJ34020 instructions to its coprocessor(s).

In the host-independent mode, the internal programs can be called as subroutines by the externally stored code. External programs can call internal routines by executing a jump to subroutine with bit 16 (internal code select) set high and the address of the internal routine as the jump address.

The format of the SMJ34082A instruction in the coprocessor mode is shown in Figure 49. The instruction is issued by the SMJ34020 via the LAD bus.



<sup>†</sup> Indicates a complex instruction.

# PROGRAMMING INFORMATION | 31 | 28 | 24 | 20 | 15 | 13 | 8 | 7 | 6 | 5 | 0 | | ID | ra | rb | rd | rd | fpuop | type | size | 0 | 1 | 0 | 0 | 0 | 0 |

Figure 49. SMJ34082A Instruction

The 3-bit ID field identifies the coprocessor for which the instruction is intended. This coprocessor ID corresponds to the settings of the CID2-CID0 pins. To broadcast an instruction to all coprocessors, the ID is set to 4h.

Table 5. Coprocessor ID

ID	COPROCESSOR		
000	FPU0		
001	FPU1		
010	FPU2		
011	FPU3		
100	FPU broadcast		
101	Reserved		
110	Reserved		
111	User defined		

Four coprocessor addressing modes are defined for the SMJ34082A. The md field indicates the addressing mode.

Table 6. Addressing Modes

MODE	MD FIELD	OPERATION
0	00	FPU internal operations with no jump or external moves
1	01	Transfer data to/from SMJ34020 registers
2	10	Transfer data to/from memory (controlled by SMJ34020)
3	11	External instructions

The type and size bits identify the type of operand; as shown below in Table 7. The I bit is used to indicate to the SMJ34082A that this is a reissue of a coprocessor instruction due to a bus interruption. The least significant four bits are the bus status bits, which will all be zero to indicate a coprocessor cycle.

Table 7. OPERAND Types

TYPE	SIZE	OPERAND TYPE
0	0	32-bit integer
0	1	Reserved
1	0	Single-precision floating-point (32-bit)
1	1	Double-precision floating-point (64-bit)

The ra, rb, and rd fields are for the two sources and destination within the FPU. Register addresses are listed in Table 1. For the ra and rb fields, only the four least significant bits of the register address are used. The ra field may only use the RA register file, C, and CT. The RB field may only use the RB register file, C and CT.

The Floating-Point Unit Operation (fpuop) field is the FPU opcode (5 bits) described in Tables 8, 9, and 10.

In the coprocessor mode, the SMJ34082A executes user-defined routines (stored in external memory on the MSD bus) by executing a jump to external code. For this instruction, the md field (bits 15-13) is set high and the fpuop field gives the routine number (0-31). The SMJ34082A multiplies the routine number by two to get the jump address. For example, routine number 14 would have a jump address of 28 decimal or 1C hex.



C-72

#### PROGRAMMING INFORMATION

The routines are coded using the external instruction format discussed in the next section. The last instruction should be a jump to internal instruction address 0FFFh with the I-bit(internal) set or a return from subroutine instruction. This puts the FPU in an idle state, waiting for the next instruction from the SMJ34020.

**Table 8. Coprocessor Mode Instructions** 

00000 00001 00010 00011 00100 00101 00101 00111 01000 01001 01010 01010 01010 01010	ADDx SUBx	Sum of ra and rb, place in rd Subtract rb from ra, place result in rd		
00010 00011 00100 00101 00110 00111 01000 01001 01010 01011		Subtract rb from ra, place result in rd		
00011 00100 00101 00110 00111 01000 01001 01010 01011	CMD			
00100 00101 00110 00111 01000 01001 01010 01011	CMPx	Set status bits on result of ra minus rb		
00101 00110 00111 01000 01001 01010 01011	SUBx	Subtract ra from rb, place result in rd		
00110 00111 01000 01001 01010 01011	ADDAx	Absolute value of sum of ra and rb, place result in rd		
00111 01000 01001 01010 01011	SUBAx	Absolute value of (ra minus rb), place result in rd		
01000 01001 01010 01011	MOVE or MOVx	Load multiple FPU registers from SMJ34020 GSP or its memory		
01001 01010 01011	MOVE or MOVx	Save multiple FPU registers to SMJ34020 GSP or its memory		
01010 01011	MPYx	Multiply ra and rb, place result in rd		
01011	DIVx	Divide ra by rb, place result in rd		
	INVx	Divide 1 by rb, place result in rd		
01100	ASUBAx	Absolute value of ra minus absolute value of rb, place in rd		
	reserved			
01101	MOVEx	Move ra to rd, multiple, for n registers		
01110	MOVEx	Move rb to rd, multiple, for n registers		
01111	(see Table 10)	Single operand instructions, rb field redefined		
10000	CPWx	Compare point to window (set XLT, XGT, YLT, TGT)		
10001	CPVx	Compare point to volume (set XLT, XGT, YLT, YGT, ZLT, ZGT)		
10010	BACKFx	Test polygon for facing direction (backface test)		
10011	INMNMXx	Setup FPU registers for MNMX1 or MNMX2 instruction		
10100	LINTx	Given [X1, Y1, Z1], [X2, Y2, Z2], and a plane, find [X3, Y3, Z3]		
10101	CLIPFx	Clip a line to a plane pair boundary (start with point 1)		
10110	CLIPRx	Clip a line to a plane pair boundary (start with point 2)		
10111	CLIPCFx	Clip color values to a plane pair boundary (start with point 1)		
11000	SCALEx	Scale and convert coordinates for viewpoint		
11001	MTRANx	Transpose a matrix		
11010	CKVTXx	Compare a polygon vertex to a clipping volume		
11011	CONVx	3x3 convolution		
11100	CLIPCRx	Clip color values to a plane pair boundary (start with point 2)		
11101	OUTC3x	Compare a line to a clipping value		
11110		Calculate cubic spline for given coefficients		
11111	CSPLNx	Calculate cubic spline for given coefficients		

F denotes single-precision, D denotes double-precision floating-point, x denotes operand type, and a blank designates signed integer



#### PROGRAMMING INFORMATION

Table 9. Coprocessor Mode Instructions, FPUOP = 011112

RB	TMS34020 ASSEMBLER OPCODE	DESCRIPTION			
0000	PASS	Copy ra to rd			
0001	NOT	Place 1s complement of ra in rd			
0010	ABS	Place absolute value of ra in rd			
0011	NEG	Place negated value of ra in rd			
0100	CVDF	Convert double in ra to single in rd (T and S define ra)			
0100	CVFD	Convert single in ra to double in rd (T and S define ra)			
0101	CVDI	Convert double in ra to integer in rd (T and S define ra)			
0101	CVFI	Convert single in ra to integer in rd (T and S define ra)			
0110	CVID	Convert integer in ra to double in rd (T and S define ra)			
0110	CVIF	Convert integer in ra to single in rd (T and S define ra)			
0111	VSCLx	Multiply each component of a velocity by a scaling factor			
1000	SQARx	Place (ra * ra) in rd			
1001	SQRTx	Extract square root or ra, place in rd			
1010	SQRTAx	Extract square root of absolute value of ra, place in rd			
1011	ABORT	Stop execution of any FPU instruction			
1100	CKVTXi	Initialize check vertex instruction			
1101	CHECK	Check for previous instruction completion			
1110	MOVMEM	Move data from system memory to external memory @ MCADDR			
1111	MOVMEM	Move data to system memory from external memory @ MCADDR			

#### Table 10. Coprocessor Mode Instructions, FPUOP = 111112

RB	TMS34020 ASSEMBLER OPCODE DESCRIPTION				
0000	POLYx	Polynomial expansion			
0001	MACx	Multiply and accumulate			
0010	MNMX1x	Determine 1-D minimum and maximum of a series			
0011	MNMX2x	Determine 2-D minimum and maximum of a series of pairs			
0100	MMPY0x	Multiply matrix elements 0, 1, 2, 3 by vector element 0			
0101	MMPY1x	Multiply matrix elements 4, 5, 6, 7 by vector element 1			
0110	MMPY2x	Multiply matrix elements 8, 9, 10, 11 by vector element 2			
0111	ММРҮ3х	Multiply matrix elements 12, 13, 14, 15 by vector element 3			
1000	MADDx	Add matrix elements 12, 13, 14, 15 to vector			
1001	VADDx	Add two vectors			
1010	VSUBx	Subtract a vector from a vector			
1011	VDOTx	Compute scalar dot product of two vectors			
1100	VCROSx	Compute cross product of two vectors			
1101	VMAGx	Determine the magnitude of a vector			
1110	VNORMx	Normalize a vector to unit magnitude			
1111	VRFLCTx	Given normal and incident vectors, find the reflection			

F denotes single-precision, D denotes double-precision floating-point, x denotes operand type, and a blank designates signed integer



#### PROGRAMMING INFORMATION

#### external instructions

External instructions are 32 bits long, and their formats (number, length, and function of fields) depend on the operations being selected. Separate formats are provided for data transfers, FPU processing, test and branch operations, and subroutine calls.

Instructions that control FPU operations can select operands from input registers, internal feedback, or from the LAD bus (32-bit operations only). The format for an FPU processing instruction is shown in Figure 50.




Figure 50. FPU Processing External Instruction Format

The op field selects the sequencer operation. Three continue instructions are available to permit control of the WE and ALTCH strobe outputs, which enable LAD output in the host-independent mode. The ra, rb, and rd fields are for the two sources and destination in the SMJ34082A register file. The sel\_op field selects the source of the operands: register file or feedback registers. The instruction field designates the operation to be performed.

External instructions and cycle counts are listed in Table 11. Absolute values of operands or results, negated results, and wrapped number inputs are selectable options. Chained operations, using the multiplier and ALU in parallel, and other instructions to control program flow and move data are included.

External instruction timing depends on the pipeline registers setting, controlled by the PIPES2-1 bits in the configuration register. Most FPU processing instructions (with the exception of divide, square root, and double-precision multiply) execute in one cycle per pipeline stage.

#### PROGRAMMING INFORMATION

Table 11. External Instructions and Timing

SMJ34082A ASSEMBLER OPCODE	DESCRIPTION OF ROUTINE	PIPES2-1	PIPES2-1	PIPES2-1	PIPES2-1
ADD	Add A + B	11	10	01	00
AND	<del></del>	1(1)	2(1)	2(1)	3(1)
ANDNA	Logical AND A, B	1(1)	2(1)	2(1)	3(1)
	Logical AND NOT A, B	1(1)	2(1)	2(1)	3(1)
ANDNB	Logical AND A, NOT B	1(1)	2(1)	2(1)	3(1)
CJMP	Conditional jump	1(1)	1(1)	1(1)	1(1)
CSJR	Conditional jump to subroutine	1(1)	1(1)	1(1)	1(1)
CMP	Compare A, B	1(1)	2(1)	2(1)	3(1)
COMPL	Pass 1s complement of A	1(1)	2(1)	2(1)	3(1)
DIV	Divide A / B				
	SP	8(8)	8(7)	9(7)	9(7)
	DP integer	13(13)	13(12)	15(12)	15(12)
DTOF	· · ·	16(16)	16(15)	17(15)	17(15)
	Convert from DP to SP	1(1)	2(1)	2(1)	3(1)
DTOI	Convert from DP to integer	1(1)	2(1)	2(1)	3(1)
DTOU	Convert from DP to unsigned integer	1(1)	2(1)	2(1)	3(1)
FTOD	Convert from SP to DP	1(1)	2(1)	2(1)	3(1)
FTOI	Convert from SP to integer	1(1)	2(1)	2(1)	3(1)
FTOU	Convert from SP to unsigned integer	1(1)	2(1)	2(1)	3(1)
ITOD	Convert from integer to DP	1(1)	2(1)	2(1)	3(1)
ITOF	Convert from integer to SP	1(1)	2(1)	2(1)	3(1)
LD	Load n words into register	<b>+</b>		· · · · · ·	
	SP	n+1	n + 1	n+1	n+1
	DP	2n + 1	2n + 1	2n + 1	2n + 1
	integer	n + 1	n + 1	n + 1	n + 1
LDLCT	Load loop counter with value	1(1)	1(1)	1(1)	1(1)
LDMCADDR	Load MCADDR with value	1(1)	1(1)	1(1)	1(1)
MASK	Set programmable mask	1(1)	1(1)	1(1)	1(1)
MOVA	Move A (no status flags active)	1(1)	2(1)	2(1)	3(1)
MOVLM	Move n words from LAD bus to MSD bus				
	SP	n + 1	n + 1	n + 1	n + 1
	DP integer	2n + 1	2n + 1	2n + 1	2n + 1
MOVML		n+1	n + 1	n+1	n + 1
MOVIVIL.	Move n words from MSD bus to LAD bus SP	1			_
	DP	n + 1 2n + 1	n + 1 2n + 1	n + 1 2n + 1	n + 1 2n + 1
	integer	n+1	n + 1	n+1	2n + 1 n + 1
MOVRR	Multiple move, register to register				
	SP SP	n+1	n + 1	n + 1	n + 1
	DP	2n + 1	2n + 1	2n + 1	2n + 1
	integer	n+1	n + 1	n + 1	n + 1
MULT.ADD	Multiply A <sub>1</sub> * B <sub>1</sub> , Add A <sub>2</sub> + B <sub>2</sub>				~
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2)	3(2)	4(2)
7.4	integer	1(1)	2(1)	2(1)	3(1)

DP denotes double-precision, and SP denotes single-precision.



#### PROGRAMMING INFORMATION

Tabale 11. External Instructions and Timing (Continued)

SMJ34082A ASSEMBLER	DESCRIPTION	PIPES2-1	PIPES2-1	PIPES2-1	PIPES2-1
OPCODE	OF ROUTINE	11	10	01	00
MULT.NEG	Multiply A <sub>1</sub> * B <sub>1</sub> , Subtract 0 - A <sub>2</sub>				
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2)	3(2)	4(2)
	integer	1(1)	2(1)	2(1)	3(1)
MULT	Multiply A * B		•	2(4)	0(4)
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2)	3(2)	4(2) 3(1)
	integer	1(1)	2(1)	2(1)	3(1)
MULT.PASS	Multiply A <sub>1</sub> * B <sub>1</sub> , Add A <sub>2</sub> + 0	440		0/4)	3(1)
	SP	1(1)	2(1)	2(1)	
	DP	2(2)	3(2)	3(2) 2(1)	4(2) 3(1)
	integer	1(1)	2(1)	2(1)	3(1)
MULT.SUB	Multiply A <sub>1</sub> * B <sub>1</sub> , Subtract A <sub>2</sub> - B <sub>2</sub>		041	0(4)	3(1)
	SP	1(1)	2(1)	2(1)	4(2)
	DP	2(2)	3(2) 2(1)	3(2)	3(1)
	integer	1(1)	2(1)	2(1)	3(1)
MULT.2SUBA	Multiply A <sub>1</sub> * B <sub>1</sub> , Subtract 2 - A <sub>2</sub>	440	000	0(1)	3(1)
	SP	1(1)	2(1)	2(1) 3(2)	4(2)
	DP	2(2)	3(2) 2(1)	2(1)	3(1)
	integer	1(1)	2(1)	2(1)	
MULT.SUBRL	Multiply A <sub>1</sub> * B <sub>1</sub> , Subtract B <sub>2</sub> - A <sub>2</sub>	4/4)	0(1)	2(1)	3(1)
	SP	1(1) 2(2)	2(1) 3(2)	3(2)	4(2)
	DP	1(1)	2(1)	2(1)	3(1)
	integer	1(1)	2(1)	2(1)	3(1)
NEG	Pass –A (2s Complement)		2(1)	2(1)	3(1)
NOR	Logical NOR A, B	1(1)			
OR	Logical OR A, B	1(1)	2(1)	2(1)	3(1)
PASS	Pass A	1(1)	2(1)	2(1)	3(1)
PASS	Pass B	1(1)	2(1)	2(1)	3(1)
PASS.ADD	Multiply A <sub>1</sub> * 1, Add A <sub>2</sub> + B <sub>2</sub>				1
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2)	3(2)	4(2)
	integer	1(1)	2(1)	2(1)	3(1)
PASS.NEG	Multiply A <sub>1</sub> * 1, Subtract 0 - A <sub>2</sub>				
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2)	3(2)	4(2)
	integer	1(1)	2(1)	2(1)	3(1)
PASS.PASS	Multiply A <sub>1</sub> * 1, Add A <sub>2</sub> + 0		1	200	241
	SP	1(1)	2(1)	2(1)	3(1)
	DP	2(2)	3(2) 2(1)	3(2) 2(1)	4(2) 3(1)
	integer	1(1)	2(1)	2(1)	3(1)
PASS.SUB	Multiply A <sub>1</sub> * 1, Subtract A <sub>2</sub> - B <sub>2</sub>		0(4)	0(4)	2(4)
	SP	1(1)	2(1)	2(1) 3(2)	3(1) 4(2)
	DP	2(2)	3(2) 2(1)	2(1)	3(1)
	integer	1(1)	2(1)	- (1)	3(1)
PASS.2SUBA	Multiply A <sub>1</sub> * 1, Subtract 2 - A <sub>2</sub>		0(1)	2/1)	3(1)
	SP	1(1)	2(1) 3(2)	2(1) 3(2)	4(2)
	DP	2(2) 1(1)	2(1)	2(1)	3(1)
	integer		1 2(1)		

DP denotes double-precision, and SP denotes single-precision.



#### PROGRAMMING INFORMATION

Table 11. External Instructions and Timing (Continued)

SMJ34082A ASSEMBLER OPCODE	DESCRIPTION OF ROUTINE	CYCLE COUNTS			
		PIPES2-1 11	PIPES2-1 10	PIPES2-1 01	PIPES2-1 00
RTS	Return from subroutine	1(1)	1(1)	1(1)	1(1)
SLL	Logical shift left A by B bits	1(1)	2(1)	2(1)	3(1)
SQRT	Square root of A SP DP integer	11(11) 16(16) 20(20)	11(10) 16(15) 20(19)	12(10) 17(15) 21(19	12(10) 17(15) 21(19)
PASS.SUBRL	Multiply A <sub>1</sub> * 1, Subtract B <sub>2</sub> – A <sub>2</sub> SP DP integer	1(1) 2(2) 1(1)	2(1) 3(2) 2(1)	2(1) 3(2) 2(1)	3(1) 4(2) 3(1)
SRA	Arithmetic shift right A by B bits	1(1)	2(1)	2(1)	3(1)
SRL	Logical shift right A by B bits	1(1)	2(1)	2(1)	3(1)
ST	Store n words from register SP DP integer	n + 1 2n + 1 n + 1	n + 1 2n + 1 n + 1	n + 1 2n + 1 n + 1	n + 1 2n + 1 n + 1
SUB	Subtract A - B	1(1)	2(1)	2(1)	3(1)
SUBRL	Subtract B – A	1(1)	2(1)	2(1)	3(1)
UTOD	Convert from unsigned integer to DP	1(1)	2(1)	2(1)	3(1)
UTOF	Convert from unsigned integer to SP	1(1)	2(1)	2(1)	3(1)
UWRAPI	Unwrap inexact operand	1(1)	2(1)	2(1)	3(1)
UWRAPR	Unwrap rounded operand	1(1)	2(1)	2(1)	3(1)
UWRAPX	Unwrap exact operand	1(1)	2(1)	2(1)	3(1)
WRAP	Wrap denormalized operand	1(1)	2(1)	2(1)	3(1)
XOR	Logical exclusive OR A, B	1(1)	2(1)	2(1)	3(1)


DP denotes double-precision, and SP denotes single-precision.



#### **MECHANICAL DATA**

#### GB pin-grid-array ceramic package

This is a hermetically sealed package.



NOTES: D. Pins are located within 0,13 (0.005) radius of true position relative to each other at maximum meterial condition and within 0,457 (0.018) radius of the center of the ceramic.

E. Dimensions do not include solder finish.



C-79

## This Page Intentionally Left Blank



C-80