

# MN4022B / MN4022BS

## 4-Stage Divide-by-8 Johnson Counters

### Description

The MN4022B/S are octal Johnson counters constructed with 4-stage D-type flip-flops.

The built-in decoder converts output to the coal number.

One output of 8 outputs ( $O_0 \sim O_7$ ) becomes "H" by the count pulse added to  $CP_0$  and  $CP_1$ .

Count advances the count on the positive going edge of  $CP_0$  at  $CP_1 = "L"$  or on the negative going edge of  $CP_1$  at  $CP_0 = "H"$ .


MR input of the "H" level resets counter to  $O_0 = "H"$  and  $O_1 \sim O_7 = "L"$  regardless of  $CP_0$  and  $CP_1$ .

The MN4022B/S are equivalent to MOTOROLA MC14022B and RCA CD4022B.

### Truth Table

| MR | $CP_0$     | $CP_1$     | Mode                                        |
|----|------------|------------|---------------------------------------------|
| H  | x          | x          | $O_0 = \bar{O}_{4-7} = H, O_1 \sim O_7 = L$ |
| L  | H          | $\nearrow$ | Counter Advance                             |
| L  | $\nearrow$ | L          |                                             |
| L  | L          | x          | No Change                                   |
| L  | x          | H          |                                             |
| L  | H          | $\searrow$ |                                             |
| L  | $\searrow$ | L          |                                             |

P-3




16-Pin • Plastic DIL Package

P-4



16-Pin • Pinflat Package (SO-16D)

### Pin Configuration



### Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

| Item                                    | Symbol    | Ratings                                                    | Unit             |
|-----------------------------------------|-----------|------------------------------------------------------------|------------------|
| Supply Voltage                          | $V_{DD}$  | $-0.5 \sim +18$                                            | V                |
| Input Voltage                           | $V_i$     | $-0.5 \sim V_{DD} + 0.5^*$                                 | V                |
| Output Voltage                          | $V_o$     | $-0.5 \sim V_{DD} + 0.5^*$                                 | V                |
| Peak Input · Output Current             | $\pm I_i$ | max. 10                                                    | mA               |
| Power Dissipation (per package)         | $P_D$     | max. 400                                                   | mW               |
|                                         |           | Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$ |                  |
| Power Dissipation (per output terminal) | $P_D$     | max. 100                                                   | mW               |
| Operating Ambient Temperature           | $T_{opr}$ | $-40 \sim +85$                                             | $^\circ\text{C}$ |
| Storage Temperature                     | $T_{stg}$ | $-65 \sim +150$                                            | $^\circ\text{C}$ |

\*  $V_{DD} + 0.5\text{V}$  should be under 18V

## CMOS Logic MN4000B Series

MN4022B/MN4022BS


6932852 PANASONIC INDL ELECTRONIC

66C 04972 D T-45-23-21

■ DC Characteristics ( $V_{SS}=0V$ )

| Item                              | $V_{DD}$<br>(V) | Sym-<br>bol | Conditions                                                                            | $T_a=-40^{\circ}C$ |      | $T_a=25^{\circ}C$ |      | $T_a=85^{\circ}C$ |      | Unit    |
|-----------------------------------|-----------------|-------------|---------------------------------------------------------------------------------------|--------------------|------|-------------------|------|-------------------|------|---------|
|                                   |                 |             |                                                                                       | min.               | max. | min.              | max. | min.              | max. |         |
| Quiescent Power<br>Supply Current | 5               | $I_{DD}$    | $V_I=V_{SS}$ or $V_{DD}$                                                              | —                  | 20   | —                 | 20   | —                 | 150  | $\mu A$ |
|                                   | 10              |             |                                                                                       | —                  | 40   | —                 | 40   | —                 | 300  |         |
|                                   | 15              |             |                                                                                       | —                  | 80   | —                 | 80   | —                 | 600  |         |
| Output Voltage<br>Low Level       | 5               | $V_{OL}$    | $V_I=V_{SS}$ or $V_{DD}$<br>$ I_O  < 1\mu A$                                          | —                  | 0.05 | —                 | 0.05 | —                 | 0.05 | V       |
|                                   | 10              |             |                                                                                       | —                  | 0.05 | —                 | 0.05 | —                 | 0.05 |         |
|                                   | 15              |             |                                                                                       | —                  | 0.05 | —                 | 0.05 | —                 | 0.05 |         |
| Output Voltage<br>High Level      | 5               | $V_{OH}$    | $V_I=V_{SS}$ or $V_{DD}$<br>$ I_O  < 1\mu A$                                          | 4.95               | —    | 4.95              | —    | 4.95              | —    | V       |
|                                   | 10              |             |                                                                                       | 9.95               | —    | 9.95              | —    | 9.95              | —    |         |
|                                   | 15              |             |                                                                                       | 14.95              | —    | 14.95             | —    | 14.95             | —    |         |
| Input Voltage<br>Low Level        | 5               | $V_{IL}$    | $ I_O  < 1\mu A$<br>$V_O=0.5V$ or $4.5V$<br>$V_O=1V$ or $9V$<br>$V_O=1.5V$ or $13.5V$ | —                  | 1.5  | —                 | 1.5  | —                 | 1.5  | V       |
|                                   | 10              |             |                                                                                       | —                  | 3    | —                 | 3    | —                 | 3    |         |
|                                   | 15              |             |                                                                                       | —                  | 4    | —                 | 4    | —                 | 4    |         |
| Input Voltage<br>High Level       | 5               | $V_{IH}$    | $ I_O  < 1\mu A$<br>$V_O=0.5V$ or $4.5V$<br>$V_O=1V$ or $9V$<br>$V_O=1.5V$ or $13.5V$ | 3.5                | —    | 3.5               | —    | 3.5               | —    | V       |
|                                   | 10              |             |                                                                                       | 7                  | —    | 7                 | —    | 7                 | —    |         |
|                                   | 15              |             |                                                                                       | 11                 | —    | 11                | —    | 11                | —    |         |
| Output Current<br>Low Level       | 5               | $I_{OL}$    | $V_O=0.4V, V_I=0$ or $5V$                                                             | 0.52               | —    | 0.44              | —    | 0.36              | —    | mA      |
|                                   | 10              |             | $V_O=0.5V, V_I=0$ or $10V$                                                            | 1.3                | —    | 1.1               | —    | 0.9               | —    |         |
|                                   | 15              |             | $V_O=1.5V, V_I=0$ or $15V$                                                            | 3.6                | —    | 3                 | —    | 2.4               | —    |         |
| Output Current<br>High Level      | 5               | $-I_{OH}$   | $V_O=4.6V, V_I=0$ or $5V$                                                             | 0.52               | —    | 0.44              | —    | 0.36              | —    | mA      |
|                                   | 10              |             | $V_O=9.5V, V_I=0$ or $10V$                                                            | 1.3                | —    | 1.1               | —    | 0.9               | —    |         |
|                                   | 15              |             | $V_O=13.5V, V_I=0$ or $15V$                                                           | 3.6                | —    | 3                 | —    | 2.4               | —    |         |
| Output Current High Level         | 5               | $-I_{OH}$   | $V_O=2.5V, V_I=0$ or $5V$                                                             | 1.7                | —    | 1.4               | —    | 1.1               | —    | mA      |
| Input Leakage Current             | 15              | $\pm I_I$   | $V_I=0$ or $15V$                                                                      | —                  | 0.3  | —                 | 0.3  | —                 | 1    | $\mu A$ |

## ■ Logic Diagram



## CMOS Logic MN4000B Series

MN4022B/MN4022BS





6932852 PANASONIC INDL. ELECTRONIC

66C 04973

D T-45-23-21

■ Switching Characteristics ( $T_a=25^\circ\text{C}$ ,  $V_{SS}=0\text{V}$ ,  $C_L=50\text{pF}$ )


| Item                                                                                                              | $V_{DD}$ (V) | Symbol     | min. | typ. | max. | Unit |
|-------------------------------------------------------------------------------------------------------------------|--------------|------------|------|------|------|------|
| Output Rise Time                                                                                                  | 5            | $t_{TLH}$  | —    | 60   | 180  | ns   |
|                                                                                                                   | 10           |            | —    | 30   | 90   |      |
|                                                                                                                   | 15           |            | —    | 20   | 60   |      |
| Output Fall Time                                                                                                  | 5            | $t_{THL}$  | —    | 60   | 180  | ns   |
|                                                                                                                   | 10           |            | —    | 30   | 90   |      |
|                                                                                                                   | 15           |            | —    | 20   | 60   |      |
| Propagation Delay Time<br>$CP_0, \overline{CP}_1 \rightarrow \text{On (H} \rightarrow \text{L)}$                  | 5            | $t_{PHL}$  | —    | 195  | 585  | ns   |
|                                                                                                                   | 10           |            | —    | 75   | 225  |      |
|                                                                                                                   | 15           |            | —    | 50   | 150  |      |
| Propagation Delay Time<br>$CP_0, \overline{CP}_1 \rightarrow \text{On (L} \rightarrow \text{H)}$                  | 5            | $t_{PLH}$  | —    | 245  | 735  | ns   |
|                                                                                                                   | 10           |            | —    | 95   | 285  |      |
|                                                                                                                   | 15           |            | —    | 60   | 180  |      |
| Propagation Delay Time<br>$CP_0, \overline{CP}_1 \rightarrow \overline{O}_{4-7} \text{ (H} \rightarrow \text{L)}$ | 5            | $t_{PHL}$  | —    | 245  | 735  | ns   |
|                                                                                                                   | 10           |            | —    | 90   | 270  |      |
|                                                                                                                   | 15           |            | —    | 60   | 180  |      |
| Propagation Delay Time<br>$CP_0, \overline{CP}_1 \rightarrow \overline{O}_{4-7} \text{ (L} \rightarrow \text{H)}$ | 5            | $t_{PLH}$  | —    | 190  | 570  | ns   |
|                                                                                                                   | 10           |            | —    | 75   | 225  |      |
|                                                                                                                   | 15           |            | —    | 50   | 150  |      |
| Propagation Delay Time<br>$MR \rightarrow O_1 \text{ to } O_7 \text{ (H} \rightarrow \text{L)}$                   | 5            | $t_{PHL}$  | —    | 130  | 390  | ns   |
|                                                                                                                   | 10           |            | —    | 55   | 165  |      |
|                                                                                                                   | 15           |            | —    | 40   | 120  |      |
| Propagation Delay Time<br>$MR \rightarrow O_0 \text{ (L} \rightarrow \text{H)}$                                   | 5            | $t_{PLH}$  | —    | 130  | 390  | ns   |
|                                                                                                                   | 10           |            | —    | 55   | 165  |      |
|                                                                                                                   | 15           |            | —    | 40   | 120  |      |
| Propagation Delay Time<br>$MR \rightarrow \overline{O}_{4-7} \text{ (L} \rightarrow \text{H)}$                    | 5            | $t_{PLH}$  | —    | 110  | 330  | ns   |
|                                                                                                                   | 10           |            | —    | 45   | 135  |      |
|                                                                                                                   | 15           |            | —    | 35   | 105  |      |
| Hold Time<br>$CP_0 \rightarrow \overline{CP}_1$                                                                   | 5            | $t_{hold}$ | —    | 70   | 210  | ns   |
|                                                                                                                   | 10           |            | —    | 25   | 75   |      |
|                                                                                                                   | 15           |            | —    | 15   | 45   |      |
| Hold Time<br>$\overline{CP}_1 \rightarrow CP_0$                                                                   | 5            | $t_{hold}$ | —    | 85   | 255  | ns   |
|                                                                                                                   | 10           |            | —    | 30   | 90   |      |
|                                                                                                                   | 15           |            | —    | 20   | 60   |      |
| Minimum Clock Pulse Width                                                                                         | 5            | $t_{WCP}$  | —    | 35   | 105  | ns   |
|                                                                                                                   | 10           |            | —    | 15   | 45   |      |
|                                                                                                                   | 15           |            | —    | 10   | 30   |      |
| Minimum Reset Pulse Width                                                                                         | 5            | $t_{WMRH}$ | —    | 35   | 105  | ns   |
|                                                                                                                   | 10           |            | —    | 15   | 45   |      |
|                                                                                                                   | 15           |            | —    | 10   | 30   |      |
| Reset Recovery Time                                                                                               | 5            | $t_{RMR}$  | —    | 10   | 30   | ns   |
|                                                                                                                   | 10           |            | —    | 5    | 15   |      |
|                                                                                                                   | 15           |            | —    | 5    | 15   |      |
| Maximum Clock Frequency                                                                                           | 5            | $f_{max}$  | 3    | 6    | —    | ns   |
|                                                                                                                   | 10           |            | 8    | 16   | —    |      |
|                                                                                                                   | 15           |            | 12   | 24   | —    |      |
| Input Capacitance                                                                                                 |              | $C_i$      | —    | —    | 7.5  | pF   |

**CMOS Logic MN4000B Series**
**MN4022B/MN4022BS**
**6932852 PANASONIC INDL ELECTRONIC**
**66C 04974**
**D T-45-23-21**
**1. Switching Time Test Circuit**

**2. Waveforms**


Waveforms showing recovery time for MR; minimum  $CP_0$  and MR pulse widths

Conditions:  $CP_1 = \text{LOW}$  while  $CP_0$  is triggered on a LOW to HIGH transition.

$t_{WCP}$  and  $t_{RMR}$  also apply when  $CP_0 = \text{HIGH}$  and  $CP_1$  is triggered on a HIGH to LOW transition



Waveforms showing hold times for  $CP_0$  to  $\overline{CP_1}$  and  $\overline{CP_1}$  to  $CP_0$ . Hold times are shown as positive values, but may be specified as negative values.

**CMOS Logic MN4000B Series**

MN4022B/MN4022BS

6932852 PANASONIC INDL ELECTRONIC

.66C 04975

D T-45-23-21

■ Timing Diagram

