# 32-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

#### **Features**


- Processed with HVCMOS® technology
- Low power level shifting
- Source/sink current minimum 20mA
- Shift register speed 8.0MHz
- Latched data outputs
- CMOS compatible inputs
- Forward and reverse shifting options
- Diode to VPP allows efficient power recovery

#### **General Description**

The HV5308B is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities, such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

The HV5308B consists of a 32-bit shift register, 32 latches, and control logic to enable outputs. Q1 is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. When viewed from the top of the package, the HV5308B shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the  $\overline{\text{LE}}$  (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the  $\overline{\text{LE}}$  input is high. The data in the latch is retained when  $\overline{\text{LE}}$  is low.

#### **Typical Application Circuit**



**Ordering Information** 

.1:	Package Options							
	44-Lead Quad Cerpac .650x.650in body .190in height (max) .050in pitch	44-Lead PQFP 10.00x10.00mm body 2.35mm height (max) 0.80mm pitch	44-Lead PLCC .653x.653in body .180in height (max) .050in pitch					
HV5308B	HV5308DJ-B*	HV5308PG-B-G	HV5308PJ-B-G					





#### **Absolute Maximum Ratings**


Parameter	Value
Supply voltage, V <sub>DD</sub>	-0.5V to +16V
Supply voltage, V <sub>PP</sub>	-0.5V to +90V
Logic input levels	-0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>1</sup>	1.5A
Continuous total power dissipation <sup>2</sup> Plastic Ceramic	1200mW 1500mW
Operating temperature range Plastic Ceramic	-40°C to +85°C -55°C to +125°C
Storage temperature range	-65°C to +150°C
Lead temperature <sup>3</sup>	260°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


#### Notes:

- 1. Duty cycle is limited by the total power dissipated in the package.
- 2. For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 15mW/°C for
- 1.6mm (1/16 inch) from case for 10 seconds

#### **Pin Configurations**



44-Lead Quad Cerpac (DJ) (top view)




44-Lead PQFP (PG) (top view)




44-Lead PLCC (PJ) (top view)

## **Product Marking**



(DJ)





Packages may or may not include the following marks: Si or



<sup>-</sup>G indicates package is RoHS compliant ('Green').

Hi-Rel process flow available.

### Recommended Operating Conditions (over -40°C to 85°C for plastic and -55°C to 125°C for ceramic)

Sym	Parameter	Min	Max	Units
V <sub>DD</sub>	Logic voltage supply	10.8	13.2	V
V <sub>PP</sub>	High voltage supply	8.0	80	V
V <sub>IH</sub>	Input high voltage	V <sub>DD</sub> - 2.0	$V_{\scriptscriptstyle DD}$	V
V <sub>IL</sub>	Input low voltage	0	2.0	V
f <sub>CLK</sub>	Clock frequency	0	8.0	MHz

## **Power-Up Sequence**

Power-up sequence should be the following:

- 1. Connect ground
- 2. Apply  $V_{DD}$ 3. Set all inputs (Data, CLK,  $\overline{LE}$ , etc.) to a known state
- 5. The  $V_{PP}$  should not fall below  $V_{DD}$  or float during operation.

Power-down sequence should be the reverse of the above.


#### **Electrical Characteristics** $(V_{PP} = 60V, V_{DD} = 12V, T_A = 25^{\circ}C)$ **DC Characteristics**

Sym	Parameter	Min	Max	Units	Conditions
l <sub>PP</sub>	V <sub>PP</sub> supply current	-	0.5	mA	HV <sub>OUTPUTS</sub> high to low
I <sub>DDQ</sub>	I <sub>DD</sub> supply current (quiescent)	-	100	μA	All inputs = V <sub>DD</sub> or GND
l <sub>DD</sub>	I <sub>DD</sub> supply current (operating)	-	15	mA	$V_{DD} = V_{DD} \text{ max, } f_{CLK} = 8.0 \text{MHz}$
V <sub>OH</sub> (data)	Shift register output voltage	10.5	-	V	I <sub>o</sub> = -100μA
V <sub>oL</sub> (data)	Shift register output voltage	-	1.0	V	I <sub>o</sub> = 100μA
I <sub>IH</sub>	Current leakage, any input	-	1.0	μA	$V_{IN} = V_{DD}$
I <sub>IL</sub>	Current leakage, any input	-	-1.0	μA	V <sub>IN</sub> = 0
V <sub>oc</sub>	HV output clamp diode voltage	-	-1.5	V	I <sub>oL</sub> = -100mA
V <sub>OH</sub>	HV output when sourcing	52	-	V	I <sub>OH</sub> = -20mA, -40 to 85°C
V <sub>OL</sub>	HV output when sinking	-	8.0	V	I <sub>oL</sub> = 20mA, -40 to 85°C
V <sub>OH</sub>	HV output when sourcing	52	-	V	I <sub>OH</sub> = -15mA, -55 to 125°C
V <sub>OL</sub>	HV output when sinking	-	8.0	V	I <sub>OL</sub> = 15mA, -55 to 125°C


#### **AC Characteristics**

Sym	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz	
$t_{\scriptscriptstyle WL}$ or $t_{\scriptscriptstyle WH}$	Clock width, HIGH or LOW	62	-	ns	
t <sub>su</sub>	Setup time before CLK rises	25	-	ns	
t <sub>H</sub>	Hold time after CLK rises	10	-	ns	
t <sub>DLH</sub> (Data)	Data output delay after L to H CLK	-	110	ns	C <sub>L</sub> = 15pF
t <sub>DHL</sub> (Data)	Data output delay after H to L CLK	-	110	ns	C <sub>L</sub> = 15pF
t <sub>DLE</sub>	LE delay after L to H CLK	50	-	ns	
t <sub>wle</sub>	Width of LE pulse	50	-	ns	
t <sub>SLE</sub>	LE setup time before L to H CLK	50	-	ns	
t <sub>on</sub>	Delay from LE to HV <sub>OUT</sub> , L to H	-	500	ns	
t <sub>OFF</sub>	Delay from $\overline{\text{LE}}$ to $\text{HV}_{\text{OUT}}$ , H to L	-	500	ns	


## **Switching Waveforms**



## **Input and Output Equivalent Circuits**



## **Functional Block Diagram**



#### **Function Tables**

DATA INPUT	CLK*	DATA OUT
Н	<u> </u>	Н
L		L
X	No <u></u>	No change

Note:

\* 
$$\mathbf{f} = LOW - to - HIGH transition$$

H = High L = Low

X = Don't Care

DATA INPUT LE		OE	HV OUT
X	X L		All HV <sub>OUT</sub> = LOW
X	L	Н	Previous latched data
Н	н н		Н
L H		Н	L

# 44-Lead PQFP Pin Assignment (PG)

Din #	Eunotion	Description
Pin #	Function	Description
1	HV <sub>OUT</sub> 22	
2	HV <sub>OUT</sub> 21	
3	HV <sub>ουτ</sub> 20	
4	HV <sub>OUT</sub> 19	
5	HV <sub>OUT</sub> 18	
6	HV <sub>OUT</sub> 17	
7	HV <sub>OUT</sub> 16	
8	HV <sub>OUT</sub> 15	
9	HV <sub>out</sub> 14	
10	HV <sub>out</sub> 13	High voltage outputs.
11	HV <sub>OUT</sub> 12	High voltage outputs.
12	HV <sub>OUT</sub> 11	High voltage push-pull outputs, which, depending on controlling low voltage data,
13	HV <sub>OUT</sub> 10	can drive loads either to GND, or to V <sub>PP</sub> rail levels.
14	HV <sub>out</sub> 9	
15	HV <sub>OUT</sub> 8	
16	HV <sub>OUT</sub> 7	
17	HV <sub>OUT</sub> 6	
18	HV <sub>out</sub> 5	
19	HV <sub>OUT</sub> 4	
20	HV <sub>out</sub> 3	
21	HV <sub>OUT</sub> 2	
22	HV <sub>out</sub> 1	
	D.4.T.4. O.L.T.	Serial data output.
23	DATA OUT	Data output for cascading to the data input of the next device.
24		
25	N/C	No connect.
26		
		Data shift register clock
27	CLK	Input are shifted into the shift register on the positive edge of the clock
28	GND	Input are shifted into the shift register on the positive edge of the clock.  Logic and high voltage ground
29	VPP	High voltage power rail.
30	VDD	Low voltage logic power rail.

# 44-Lead PQFP Pin Assignment (PG)

Pin#	Function	Description
31	ĪĒ	Latch enable input.  When LE is HIGH, shift register data is transferred into a data latch. When LE is LOW, data is latched, and new data can be clocked into the shift register.
32	DATA INPUT	Serial data input.  Data needs to be present before each rising edge of the clock.
33	OE	Output enable input.  When OE is LOW, all HV outputs are forced into a LOW state, regardless of data in each channel. When OE is HIGH, all HV outputs reflect data latched.
34	N/C	No connect.
35	HV <sub>оυт</sub> 32	
36	HV <sub>OUT</sub> 31	
37	HV <sub>OUT</sub> 30	
38	HV <sub>out</sub> 29	Lieb velte se autoute
39	HV <sub>OUT</sub> 28	High voltage outputs.
40	HV <sub>out</sub> 27	High voltage push-pull outputs, which, depending on controlling low voltage data,
41	HV <sub>out</sub> 26	can drive loads either to GND, or to V <sub>PP</sub> rail levels.
42	HV <sub>OUT</sub> 25	
43	HV <sub>OUT</sub> 24	
44	HV <sub>out</sub> 23	

## 44-Lead Quad Cerpac/PLCC Pin Assignment (DJ/PJ)


Pin#	Function	Description							
1	HV <sub>out</sub> 17								
2	HV <sub>out</sub> 16								
3	HV <sub>out</sub> 15								
4	HV <sub>out</sub> 14								
5	HV <sub>out</sub> 13								
6	HV <sub>out</sub> 12								
7	HV <sub>out</sub> 11								
8	HV <sub>out</sub> 10	High voltage outputs.							
9	HV <sub>OUT</sub> 9	High voltage push-pull outputs, which, depending on controlling low voltage data,							
10	HV <sub>OUT</sub> 8	can drive loads either to GND, or to $V_{PP}$ rail levels.							
11	HV <sub>OUT</sub> 7								
12	HV <sub>OUT</sub> 6								
13	HV <sub>OUT</sub> 5								
14	HV <sub>OUT</sub> 4								
15	HV <sub>OUT</sub> 3								
16	HV <sub>OUT</sub> 2								
17	HV <sub>out</sub> 1								
18	DATA OUT	Serial data output.							
10	DAIAGGI	Data output for cascading to the data input of the next device.							
19									
20	N/C	No connect.							
21									
		Data shift register clock							
22	CLK	Input are shifted into the shift register on the positive edge of the clock.							
23	GND	Logic and high voltage ground							
24	VPP	High voltage power rail.							
25	VDD	Low voltage logic power rail.							
		Latch enable input.							
26	ĪĒ	When LE is HIGH, shift register data is transferred into a data latch. When LE is LOW, data is latched, and new data can be clocked into the shift register.							
		Serial data input.							
27	DATA INPUT	Data needs to be present before each rising edge of the clock.							

# 44-Lead Quad Cerpac/PLCC Pin Assignment (DJ/PJ)

Pin#	Function	Description
28	OE	Output enable input.  When OE is LOW, all HV outputs are forced into a LOW state, regardless of data in each channel. When OE is HIGH, all HV outputs reflect data latched.
29	N/C	No connect.
30	HV <sub>OUT</sub> 32	
31	HV <sub>out</sub> 31	
32	HV <sub>out</sub> 30	
33	HV <sub>out</sub> 29	
34	HV <sub>out</sub> 28	
35	HV <sub>out</sub> 27	
36	HV <sub>out</sub> 26	High voltage outputs.
37	HV <sub>out</sub> 25	High voltage push-pull outputs, which, depending on controlling low voltage data,
38	HV <sub>out</sub> 24	can drive loads either to GND, or to $V_{\rm pp}$ rail levels.
39	HV <sub>OUT</sub> 23	
40	HV <sub>OUT</sub> 22	
41	HV <sub>out</sub> 21	
42	HV <sub>out</sub> 20	
43	HV <sub>out</sub> 19	
44	HV <sub>out</sub> 18	

# 44-Lead Quad Cerpac Package Outline (DJ)

.650x.650in body, .190in height (max), .050in pitch



#### Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	b1	D	D1	E	E1	е
D	MIN	.155	.090	000	.017	.026	.685	.630	.685	.630	050
Dimension (inches)	NOM	.172	.100	.060 REF	.019	.029	.690	.650	.690	.650	.050 BSC
(Inches)	MAX	.190	.120		.021	.032	.695	.665	.695	.665	ВОО


JEDEC Registration MO-087, Variation AB, Issue B, August, 1991.

Drawings not to scale.

Supertex Doc. #: DSPD-44CERPACDJ, Version D090808.

# 44-Lead PQFP Package Outline (PG)

## 10.00x10.00mm body, 2.35mm height (max), 0.80mm pitch



#### Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	<b>A1</b>	A2	b	D	D1	E	E1	е	L	L1	L2	θ
Dimension (mm)	MIN	1.95*	0.00	1.95	0.30	13.65*	9.80*	13.65*	9.80*	0.80 BSC 0.88 1.03	0.73	1.95 REF	0.25 BSC	<b>0</b> o
	NOM	-	-	2.00	-	13.90	10.00	13.90	10.00		0.88			3.5°
	MAX	2.35	0.25	2.10	0.45	14.15*	10.20*	14.15*	10.20*				<b>7</b> °	

JEDEC Registration MO-112, Variation AA-2, Issue B, Sep. 1995.


Drawings not to scale.

Supertex Doc. #: DSPD-44PQFPPG, Version C041309.

<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

## 44-Lead PLCC Package Outline (PJ)

## .653x.653in body, .180in height (max), .050in pitch



#### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Actual shape of this feature may vary.

Symbol		Α	A1	A2	b	b1	D	D1	E	E1	е
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650	
	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC
	MAX	.180	.120	.083	.021	.036 <sup>†</sup>	.695	.656	.695	.656	

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version E041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2010 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

