Advance

# CAT28F020/CAT28F020I

2 Megabit CMOS FLASH MEMORY

#### **FEATURES**

- Fast Read Access Time: 120/150/200 ns
- Low Power CMOS Dissipation:
  - -Active: 30 mA max (CMOS/TTL levels)
  - -Standby: 1 mA max (TTL levels)
  - -Standby: 100 uA max (CMOS levels)
- High Speed Programming:
  - -10 µS per byte
  - -4 Sec Typ Chip Program
- 12.0V ± 5% Programming and Erase Voltage

- Stop Timer for Program/Erase
- On-Chip Address and Data Latches
- JEDEC Standard Pinouts:
  - -32 pin DIP
  - -32 pin PLCC
  - -32 pin TSOP (8 x 14; 8 x 20)
- 10.000 Program/Erase Cycles
- 10 Year Data Retention
- Electronic Signature


#### DESCRIPTION

The CAT28F020/CAT28F020I is a high speed 256K x 8 bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 1 second.

It is pin and Read timing compatible with standard EPROM and E<sup>2</sup>PROM devices, Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus, using a

two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.

The CAT28F020/CAT28F020I is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32 pin plastic DIP, 32 pin PLCC or 32 pin TSOP packages.




TD 5115

8


#### PIN CONFIGURATION

### **PIN FUNCTIONS**




Pin Name	Type	Function
A <sub>0</sub> -A <sub>17</sub>	Input	Address Inputs for memory addressing
1/00-1/07	1/0	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE	Input	Write Enable
Vcc		Voltage Supply
Vss		Ground
V <sub>PP</sub>		Program/Erase Voltage Supply

5115 FHD F01



#### **TSOP Package (Reverse Pinout)**



5115 FHD F14

## Advance

## CATALYST SEMICONDUCTOR-

#### **ABSOLUTE MAXIMUM RATINGS\***

## 

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> (3)	Endurance	1K, 10K		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> (3)	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

## CAPACITANCE TA = 25°C, f = 1.0 MHz

	Limits		Limits			
Symbol	Test	Min	Max.	Units	Conditions	
CIN(3)	Input Pin Capacitance		6	pF	$V_{iN} = 0V$	
Cout <sup>(3)</sup>	Output Pin Capacitance		10	pF	V <sub>OUT</sub> = 0V	
C <sub>VPP</sub> (3)	V <sub>PP</sub> Supply Capacitance		25	pF	$V_{PP} = 0V$	

#### Note:

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns, Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
   (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

CATALYST SEMICONDUCTOR \_\_\_\_\_

Advance

#### **D.C. OPERATING CHARACTERISTICS**

CAT28F020 T<sub>A</sub> = 0°C to +70°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified. CAT28F020I T<sub>A</sub> = -40°C to +85°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified.

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
lu	Input Leakage Current		±1.0	μΑ	$V_{IN} = V_{CC} \text{ or } V_{SS}$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
llo	Output Leakage Current		±10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub> , V <sub>CC</sub> = 5.5V, OE = V <sub>IH</sub>
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS		100	μΑ	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL		1.0	mA	$\overline{CE} = V_{IH}, V_{CC} = 5.5V$
lcc <sub>1</sub>	V <sub>CC</sub> Active Read Current		30	mA	$V_{CC} = 5.5V$ , $\overline{CE} = V_{IL}$ , $I_{OUT} = 0mA$ , $f = 6$ MHz
I <sub>CC2</sub> (3)	V <sub>CC</sub> Programming Current		15	mA	V <sub>CC</sub> = 5.5V, Programming in Progress
lcc3 <sup>(3)</sup>	V <sub>CC</sub> Erase Current		15	mA	V <sub>CC</sub> = 5.5V, Erasure in Progress
lcc4 <sup>(3)</sup>	V <sub>CC</sub> Prog./Erase Verify Current		15	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Program or Erase Verify in Progress
Ipps	V <sub>PP</sub> Standby Current		±10	μΑ	Vpp = Vppl
l <sub>PP1</sub>	V <sub>PP</sub> Read Current		200	μΑ	Vpp = VppH
[PP2 <sup>(3)</sup>	V <sub>PP</sub> Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Programming in Progress
[ <sub>PP3</sub> (3)	V <sub>PP</sub> Erase Current		30	mA	V <sub>CC</sub> = 5.5V, Erasure in Progress
I <sub>PP4</sub> (3)	V <sub>PP</sub> Prog./Erase Verify Current	:	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Program or Erase Verify in Progress
V <sub>IL</sub>	Input Low Level TTL	-0.5	0.8	٧	
VILC	Input Low Level CMOS	-0.5	0.8	V	
V <sub>OL</sub>	Output Low Level		0.45	V	I <sub>OL</sub> = 5.8mA, V <sub>CC</sub> = 4.5V
V <sub>IH</sub>	Input High Level TTL	2.0	V <sub>CC</sub> +0.5	٧	
V <sub>IHC</sub>	Input High Level CMOS	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.5	٧	
VoH	Output High Level TTL	2.4		٧	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V <sub>OH1</sub>	Output High Level CMOS	0.85 V <sub>CC</sub>		٧	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V <sub>OH2</sub>	Output High Level CMOS	V <sub>CC</sub> -0.4		٧	$I_{OH} = -400 \mu A$ , $V_{CC} = 4.5 V$
V <sub>ID</sub>	A <sub>9</sub> Signature Voltage	11.4	13.0	V	$A_9 = V_{ID}$
I <sub>ID</sub>	A <sub>9</sub> Signature Current		200	μΑ	A <sub>9</sub> = V <sub>ID</sub>
VLO	V <sub>CC</sub> Erase/Prog. Lockout Voltage	2.5		٧	

Note

<sup>(3)</sup> This parameter is tested initially and after a design or process change that affects the parameter.

CAT28F020/CAT28F020I

## CATALYST SEMICONDUCTOR -

### CATALIZI SEILICOMPOC

#### SUPPLY CHARACTERISTICS


		Liı	nits	
Symbol	Parameter	Min	Max.	Unit
Vcc	Vcc Supply Voltage	4.5	5.5	V
V <sub>PPL</sub>	V <sub>PP</sub> During Read Operations	0	6.5	V
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Erase/Program	11.4	12.6	V


#### A.C. CHARACTERISTICS, Read Operation

CAT28F020 T<sub>A</sub> = 0°C to +70°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified. CAT28F020I T<sub>A</sub> = -40°C to +85°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified.

			28F020-12 28F020I-12		20-15 20 <b>i</b> -15	4	20-20 201-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time	120		150		200		ns
tce	CE Access Time		120		150		200	ns
tacc	Address Access Time		120		150		200	ns
toE	OE Access Time		50		55		60	ns
toH	Output Hold from Address OE/CE Change	0		0		0		ns
tolz(3)(9)	OE to Output in Low-Z	0		0		0		ns
t <sub>LZ</sub> (3)(9)	CE to Output in Low-Z	0		0		0		ns
t <sub>DF</sub> (3)(5)	OE High to Output High-Z		30		35		40	ns
t <sub>EHQZ</sub> (3)(5)	CE High to Output High-Z		55		55		55	ns
twHGL <sup>(3)</sup>	Write Recovery Time Before Read	6		6		6		μs

Figure 1. A.C. Testing Input/Output Waveform<sup>(6)</sup>(7)(8)





Note:

- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (5) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (6) Input Rise and Fall Times (10% to 90%) < 10 ns.</p>
- (7) Input Pulse Levels = 0.45V and 2.4V.
- (8) Input and Output Timing Reference = 0.8V and 2,0V,
- (9) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

CAT28F020 T<sub>A</sub> = 0°C to +70°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified. CAT28F020I T<sub>A</sub> = -40°C to +85°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified.

A.C. CHARACTERISTICS, Program/Erase Operation

		28F020-12 28F020I-12			20-15 20I-15	28F020-20 28F020I-20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	120		150		200		ns
tas	Address Setup Time	0		0		0		ns
tan	Address Hold Time	60		60		75		ns
tos	Data Setup Time	50		50		50		ns
t <sub>DH</sub>	Data Hold Time	10		10		10		ns
tcs	CE Setup Time	0		0		0		ns
tсн	CE Hold Time	0		0		0		ns
twp	WE Pulse Width	60		60		60		ns
twpH	WE High Pulse Width	20		20		20		ns
twpwH1 <sup>(11)</sup>	Program Pulse Width	10		10		10		μs
twpwH2 <sup>(11)</sup>	Erase Pulse Width	9.5		9.5		9,5		ms
twpgL	Write Recovery Time Before Read	6		6		6		με
tghwl	Read Recovery Time Before Write	0		0		0		μs
tvpel	V <sub>PP</sub> Setup Time to CE	100		100		100		ns

## ERASE AND PROGRAMMING PERFORMANCE<sup>(10)</sup>

	_	28F020-12 28F020-15 28F020I-12 28F020I-15								
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time <sup>(12)(14)</sup>		1.0	10		1.0	10		1.0	30	sec
Chip Program Time <sup>(12)(13)</sup>		4	25		4	25		4	25	sec

#### Moto

(10) Please refer to Supply characteristics for the value of V<sub>PPL</sub> and V<sub>PPL</sub>. The V<sub>PP</sub> supply can be either hardwired or switched. If V<sub>PP</sub> is switched, V<sub>PPL</sub> can be ground, less than V<sub>CC</sub> + 2.0V or a no connect with a resistor tied to ground.

(11) Program and Erase operations are controlled by internal stop timers.

(12) 'Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V Vpp.

(13) Minimum byte programming time (excluding system overhead) is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/ byte (16 μs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.

(14) Excludes 00H Programming prior to Erasure.

## **FUNCTION TABLE**(15)

			Pins			
Mode	CE	ŌĒ	WE	Vpp	1/0	Notes
Read	VIL	VIL	V <sub>IH</sub>	V <sub>PPL</sub>	Dout	
Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	High-Z	
Standby	ViH	Х	Х	V <sub>PPL</sub>	High-Z	
Signature (MFG)	V <sub>IL</sub>	VIL	VIH	Х	31H	$A_0 = V_{IL}, A_9 = 12V$
Signature (Device)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	BDH	$A_0 = V_{1L}, A_9 = 12V$
Program/Erase	VIL	VIH	V <sub>IL</sub>	V <sub>PPH</sub>	DIN	See Command Table
Write Cycle	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPH</sub>	DiN	During Write Cycle
Read Cycle	VIL	V <sub>IL</sub>	VIH	V <sub>PPH</sub>	Dout	During Write Cycle

#### WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when Vpp is high and the instruction byte is latched on the rising edge of WE. Write cycles also internally latch addresses and data required for programming and erase operations.

				Pins				
	First Bus Cycle			Second Bus Cycle				
Mode	Operation	Address	D <sub>IN</sub>	Operation	Address	DIN	D <sub>оит</sub>	
Set Read	Write	Х	00H	Read	Any		Dout	
Read Sig. (MFG)	Write	Х	90H	Read	00		31H	
Read Sig. (Device)	Write	Х	90H	Read	01		BDH	
Erase	Write	Х	20H	Write	Х	20H		
Erase Verify	Write	Х	A0H	Read	Х		D <sub>OUT</sub>	
Program	Write	Х	40H	Write	Ain	Din		
Program Verify	Write	Х	COH	Read	Х		D <sub>OUT</sub>	
Reset	Write	Х	FFH	Write	Х	FFH		

Note:

(15) Logic Levels: X = Logic 'Do not care' (VIH, VIL, VPPL, VPPH)

#### READ OPERATIONS

#### Read Mode

A Read operation is performed with both  $\overline{CE}$  and  $\overline{OE}$  low and with  $\overline{WE}$  high.  $V_{PP}$  can be either high or low, however, if  $V_{PP}$  is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 18 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

#### Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin  $A_9$  or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  pins low (with  $\overline{\text{WE}}$  high), and applying the required high voltage on address pin A9 while all other address lines are held at  $V_{\text{IL}}$ .

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O<sub>0</sub> to I/O<sub>7</sub>:


A Read cycle from address 0001H retrieves the binary code for the device on outputs  $I/O_0$  to  $I/O_7$ .

28F020/28F020l Code = 1011 1101 (BDH)

#### Standby Mode

With  $\overline{CE}$  at a logic-high level, the CAT28F020/CAT28F020l is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

Figure 3. A.C. Timing for Read Operation



#### WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

LAE D

#### Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or EPROM Read

#### Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register while keeping  $V_{PP}$  high. A read cycle from address 0000H with  $\overline{CE}$  and  $\overline{DE}$  low (and  $\overline{WE}$  high) will output the device signature.


CAT28F020/CAT28F020I

CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs  $I/O_0$  to  $I/O_7$ .

28F020/28F020l Code = 1011 1101 (BDH)

Figure 4. A.C. Timing for Erase Operation



#### **Erase Mode**


During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of WE, at which time the Erase Verify command

(A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when  $\overline{WE}$  goes high. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

#### TIMING PARAMETER SYMBOLS

Standard	JEDEC	Standard	JEDEC
tas	t <sub>AVWL</sub>	tLZ	tELQX
t <sub>AH</sub>	twlax	toE	tGLQV
tce	tELQV	toLZ	tGLQX
tcH	twhen	tRC	tavav
tcs	telwl	twc	tavav
t <sub>DF</sub>	tgHQZ	twp	twlwh
t <sub>DH</sub>	twHDX	twPH	twhwL
t <sub>DS</sub>	tovwh		

Figure 5. Chip Erase Algorithm<sup>(16)</sup>



Note:

(16) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5108 FHD F10

### **Erase-Verify Mode**


The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

#### **Programming Mode**

The programming operation is initiated using the programming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command

register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of  $\overline{WE}$ , while the data is latched on the rising edge of  $\overline{WE}$ . The program operation terminates with the next rising edge of  $\overline{WE}$ . An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.





## -NOTDUCTOR-


### **Program-Verify Mode**

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Program-

verify operation is initiated by writing C0H into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify V<sub>CC</sub>. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

#### TIMING PARAMETER SYMBOLS

Standard	JEDEC	Standard	JEDEC
tas	t <sub>AVWL</sub>	t <sub>LZ</sub>	tELQX
tah	twlax	toE	tGLQV
tce	<b>t</b> ELQV	toLZ	tGLQX
tcH	twheh	t <sub>RC</sub>	tavav
tcs	tELWL	twc	tavav
tor	tgHQZ	twp	twLWH
t <sub>DH</sub>	twHDX	twpH	twHwL
tos	t <sub>DVWH</sub>		



Note:

(16) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.


5108 FHD F06

#### Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The abort/

reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.

Figure 8. Alternate A.C. Timing for Program Operation



#### POWER UP/DOWN PROTECTION

The CAT28F020/CAT28F020I offers protection against inadvertent programming during VPP and VCC power transitions. When powering up the device there is no power-on sequencing necessary. In other words, VPP and V<sub>CC</sub> may power up in any order. Additionally V<sub>PP</sub> may be hardwired to VPPH independent of the state of V<sub>CC</sub> and any power up/down cycling. The internal command register of the CAT28F020/CAT28F020I is reset to the Read Mode on power up.

#### POWER SUPPLY DECOUPLING

To reduce the effect of transient power supply voltage spikes, it is good practice to use a 0.1µF ceramic capacitor between Vcc and Vss and Vpp and Vss. These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

#### TIMING PARAMETER SYMBOLS

Standard	JEDEC				
twc	t <sub>AVAV</sub>				
toLZ	t <sub>GLQX</sub>				
t <sub>L</sub> z	t <sub>ELQX</sub>				
tce	tELQV				
t <sub>DE</sub>	tELQV				
t <sub>DF</sub>	tghqz				

#### CA128FU2U/CAT28F020I

# - CATALYST SEMICONDUCTOR-

## ALTERNATE CE-CONTROLLED WRITES

		28F020-12 28F020I-12		28F020-15 28F020I-15		28F020-20 28F020I-20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	Write Cycle Time	120		150		200		ns
tavel	Address Setup Time	0		0		0		ns
tELAX	Address Hold Time	80		80		95		ns
toveh	Data Setup Time	50		50		50		ns
tehdx	Data Hold Time	10		10		10		ns
tengl	Write Recovery Time Before Read	6		6		6		μs
tGHEL	Read Recovery Time Before Write	0		0		0		μs
twlel	WE Setup Time Before CE	0		0		0		ns
tehwh	Write Enable Hold Time	0		0		0		ns
teleh	Write Pulse Width	70		70		80		ns
tehel	Write Pulse Width High	20		20		20		ns
tvpel .	V <sub>PP</sub> Setup Time to CE Low	1.0		1.0		1.0		μs