



**512Kx32 3.3V SRAM MODULE** *ADVANCED****FEATURES**

- Access Times of 15, 17, 20ns
- Low Voltage Operation:
 - 3.3V $\pm$ 10% Power Supply
- Packaging
 - 68-lead, JLCC/PLCC, (Package 701)
- Organized as 512Kx32; User Configurable as 1Mx16 or 2Mx8
- BiCMOS:
 - Radiation Tolerant with Epitaxial Layer Die
- Commercial Temperature Range
- TTL Compatible Inputs and Outputs
- Fully Static Operation:
 - No Clock or Refresh Required
- Three State Output
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation

* This data sheet describes a product under development and is subject to change or cancellation without notice.

PIN CONFIGURATION FOR WS512K32BV-XCJCE**TOP VIEW****PIN DESCRIPTION**

I/O0-31	Data Inputs/Outputs
A0-18	Address Inputs
WE	Write Enable
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	0	+70	°C
Storage Temperature	T _{STG}	-45	+85	°C
Signal Voltage Relative to GND	V _G	-0.5	4.6	V
Supply Voltage	V _{CC}	-0.5	4.6	V

TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V

CAPACITANCE

(@ T_A = +25°C)

Parameter	Symbol	Condition	Max	Unit
$\overline{OE}$ Capacitance	C _{OE}	V _{IN} = 0V, f = 1.0MHz	50	pF
Write Enable Capacitance	C _{WE}	V _{IN} = 0V, f = 1.0MHz	50	pF
CS ₁₋₄ Capacitance	C _{CS}	V _{IN} = 0V, f = 1.0MHz	20	pF
Data I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1.0MHz	20	pF
Address Input Capacitance	C _{AD}	V _{IN} = 0V, f = 1.0MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter	Sym	Conditions	Min	Max	Units
Input Leakage Current	I _{LI}	V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
Operating Supply Current (x 32 Mode)	I _{CC} x 32	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 3.6V		480	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 3.6V		60	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA	2.4		V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

**AC CHARACTERISTICS**(V_{CC} = 3.3V, T_A = 0°C to +70°C)


Parameter	Symbol	-15		-17		-20		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle								
Read Cycle Time	t _{RC}	15		17		20		ns
Address Access Time	t _{AA}		15		17		20	ns
Output Hold from Address Change	t _{OH}	0		0		0		ns
Chip Select Access Time	t _{ACS}		15		17		20	ns
Output Enable to Output Valid	t _{OE}		7		8		10	ns
Chip Select to Output in Low Z	t _{CLZ'}	2		2		2		ns
Output Enable to Output in Low Z	t _{OLZ'}	0		0		0		ns
Chip Disable to Output in High Z	t _{CHZ'}		7		8		10	ns
Output Disable to Output in High Z	t _{OHZ'}		7		8		10	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS(V_{CC} = 3.3V, T_A = 0°C to +70°C)

Parameter	Symbol	-15		-17		-20		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle								
Write Cycle Time	t _{WC}	15		17		20		ns
Chip Select to End of Write	t _{CW}	10		12		14		ns
Address Valid to End of Write	t _{AW}	10		12		14		ns
Data Valid to End of Write	t _{DW}	8		9		10		ns
Write Pulse Width	t _{WP}	12		14		14		ns
Address Setup Time	t _{AS}	0		0		0		ns
Address Hold Time	t _{AH}	0		0		0		ns
Output Active from End of Write	t _{OW'}	2		3		3		ns
Write Enable to Output in High Z	t _{WHZ'}		8		8		9	ns
Data Hold Time	t _{DH}	0		0		0		ns

1. This parameter is guaranteed by design but not tested.

AC TEST CIRCUIT**AC TEST CONDITIONS**




Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 2.5	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.




TIMING WAVEFORM - READ CYCLE


WRITE CYCLE - $\overline{WE}$ CONTROLLEDWRITE CYCLE 1, $\overline{WE}$ CONTROLLEDWRITE CYCLE - $\overline{CS}$ CONTROLLEDWRITE CYCLE 2, $\overline{CS}$ CONTROLLED



PACKAGE 701: 68 LEAD JLCC



ALL DIMENSIONS ARE IN INCHES

**ORDERING INFORMATION**

■ 1563698 0002086 135 ■