# 16-bit Proprietary Microcontroller

**CMOS** 

## F<sup>2</sup>MC-16LX MB90460 Series

## MB90462/467/F462/V460

#### ■ DESCRIPTION

The MB90460 series is a line of general-purpose, Fujitsu 16-bit microcontrollers designed for process control applications which require high-speed real-time processing, such as consumer products.

While inheriting the AT architecture of the F²MC⁺ family, the instruction set for the F²MC-16LX CPU core of the MB90460 series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90460 has an on-chip 32-bit accumulator which enables processing of long-word data.

The peripheral resources integrated in the MB90460 series include: an 8/10-bit A/D converter, UARTs (SCI) 0 to 1, 16-bit PPG timer, a multi-functional timer (16-bit free-run timer, input capture units (ICUs) 0 to 3, output compare units (OCUs) 0 and 5, 16-bit PPG timer, a waveform generator), a multi-pulse generator (16-bit PPG timer, 16-bit reload timer, waveform sequencer), PWC 0 to 1, 16-bit reload timer and DTP/external interrupt.


\*: F2MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

#### **■ FEATURES**

- Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication) maximum multiplier = 4
- Maximum memory space 16 Mbyte

Linear/bank access

#### **■ PACKAGES**





#### (Continued)

• Instruction set optimized for controller applications

Supported data types: bit, byte, word, and long-word types

Standard addressing modes: 23 types

32-bit accumulator enhancing high-precision operations

Signed multiplication/division and extended RETI instructions

• Enhanced high level language (C) and multi-tasking support instructions

Use of a system stack pointer

Symmetrical instruction set and barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed: 4 byte instruction queue
- Enhanced interrupt function

Up to eight programmable priority levels

External interrupt inputs: 8 lines

• Automatic data transmission function independent of CPU operation

Up to 16 channels for the extended intelligent I/O service

DTP request inputs: 8 lines

Internal ROM

FLASH: 64 Kbyte (with flash security)

MASKROM: 64 Kbyte

 Internal RAM EVA: 8 Kbyte FLASH: 2 Kbyte MASKROM: 2 Kbyte

General-purpose ports

Up to 51 channels (Input pull-up resistor settable for : 16 channels)

A/D Converter (RC): 8 ch
 8/10-bit resolution selectable

Conversion time: 6.13 µs (Min), 16 MHz operation

• UART: 2 channels

• 16 bit PPG: 3 channels

Mode switching function provided (PWM mode or one-shot mode)

Can be worked with a multi-functional timer, a multi-pulse generator or individually

• 16 bit reload timer: 2 channels

Can be worked with multi-pulse generator or individually

- 16-bit PWC timer : 2 channels
- A multi-functional timer

Input capture: 4 channels

Output compare with selectable buffer: 6 channels

Free-run timer with up or up/down mode selection and selectable buffer : 1 channel

16-bit PPG: 1 channel

A waveform generator: (16-bit timer: 3 channels, 3-phase waveform or dead time)

 A multi-pulse generator 16-bit PPG: 1 channel

16-bit reload timer: 1 channel

Waveform sequencer: (16-bit timer with buffer and compare clear function)

• Time-base counter/watchdog timer: 18-bit

• Low-power consumption mode :

Sleep mode

Stop mode

CPU intermittent operation mode

• Package :

QFP-64 (FPT-64P-M09 : 0.65 mm pitch) QFP-64 (FPT-64P-M06 : 1.00 mm pitch) SDIP-64 (DIP-64P-M01 : 1.78 mm pitch)

• CMOS technology

### **■ PRODUCT LINEUP**

Part number Item	MB90V460	MB90F462	MB90462	MB90467				
Classification	Development/evaluation products (Flash ROM)  Mass-produced products (Mask ROM)							
ROM size	_	— 64 KBytes						
RAM size	8 KBytes		2 KBytes					
CPU function	Number of Instruction: 35 Minimum execution time: Addressing mode: 23 Data bit length: 1, 8, 16 bit Maximum memory space:	62.5 ns / 4 MHz (PLL ts	× 4)					
I/O port	I/O port (CMOS) : 51							
	Pulse width counter timer	2 channels		Pulse width counter timer: 1ch				
PWC	Timer function (select the Various Pulse width measuing edge period, falling edge falling edge	rring function (H pulse le to rising edge perioc	width, L pulse width					
UART	UART: 2 channels With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized transmission (with start and stop bits) can be selectively used Transmission can be one-to-one (bi-directional commulcation) or one-to-n (Master-Slave communication)							
16-bit reload timer	Reload timer : 2 channels Reload mode, single-shot Can be worked with a mult							
	PPG timer : 3 channels			PPG timer : 2ch				
16-bit PPG timer	PWM mode or single-shot Can be worked with multi-		-pulse generator or	individually				
Multi-functional timer (for AC/DC motor control)	16-bit free-running timer w 16-bit output compare : 6 o 16-bit input capture : 4 cha 16-bit PPG timer : 1 chann Waveform generator (16-b	channels innels iel						
Multi-pulse generator (for DC motor control)	16-bit PPG timer : 1 channel 16-bit reload timer operation (toggle output, one shot output selectable)  Event counter function : 1 channel built-in A waveform sequencer (includes 16-bit timer with buffer and compare clear function)							
8/10-bit A/D converter	8/10-bit resolution (8 chan Conversion time : Less that		ternal clock)					
DTP/External interrupt	8 independent channels Selectable causes : Rising	edge, falling edge, "L	" level or "H" level					
Lower power consumption	Stop mode / Sleep mode	/ CPU intermittent ope	eration mode					

#### (Continued)

Part number Item	MB90V460	MB90F462	MB90462	MB90467	
Package	PGA256	LQFP-64 (FPT-64P-M09 : 0.65 mm pitch) PGA256 QFP-64 (FPT-64P-M06 : 1.00 mm pitch) SDIP-64 (DIP-64P-M01 : 1.78 mm pitch)			
Power supply voltage for operation*		4.5 V to 5.5 V *			
Process	CMOS				

<sup>\*:</sup> Varies with conditions such as the operating frequency (See section "■ ELECTRICAL CHARACTERISTICS"). Assurance for the MB90V460 is given only for operation with a tool at a power supply voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

#### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90V460	MB90F462	MB90462	MB90467
PGA256	0	×	×	×
FPT-64P-M09	×	0	0	0
FTP-64P-M06	×	0	0	0
DIP-64P-M01	×	0	0	0

○ : Available, × : Not available

Note: For more information about each package, see section " PACKAGE DIMENSIONS".


#### ■ DIFFERENCES AMONG PRODUCTS


#### **Memory Size**


In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V460 does not have an internal ROM, however, operations equivalent to chips with an internal ROM
  can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the
  development tool.
- In the MB90V460, images from FF4000<sub>H</sub> to FFFFFF<sub>H</sub> are mapped to bank 00, and FE0000<sub>H</sub> to FF3FFF<sub>H</sub> are mapped to bank FF only. (This setting can be changed by configuring the development tool.)
- In the MB90462/F462/467, images from FF4000<sub>H</sub> to FFFFFF<sub>H</sub> are mapped to bank 00, and FF0000<sub>H</sub> to FF3FFF<sub>H</sub> are mapped to bank FF only.

#### **■ PIN ASSIGNMENT**







### **■ PIN DESCRIPTION**

	Pin No.		Pin	I/O												
QFP- M06*2	LQFP- M09*1	SDIP*3	name	circuit	Function											
23, 24	22, 23	30, 31	X0, X1	А	Oscillation input pins.											
20	19	27	RST	В	External reset input pin.											
			P00 to P05		General-purpose I/O ports.											
26 to 31	25 to 30	33 to 38	OPT0 to OPT5*4	D	Output terminals OPT0 to 5 of the waveform sequencer. These pins output the waveforms specified at the output data registers of the waveform sequencer circuit. Output is generated when OPE0 to 5 of OPCR is enabled.*4											
32	31	39	P06	Е	General-purpose I/O ports.											
32	31	39	PWI0*4	_	PWC 0 signal input pin.*4											
33	32	40	P07	Е	General-purpose I/O ports.											
33	52	4	PWO0*4	L	PWC 0 signal output pin.*4											
			P10		General-purpose I/O ports.											
34	33	41	41	41	41	41	41	41	41	41	41 INTO	С	Can be used as interrupt request input channels 0. Input is enabled when 1 is set in EN0 in standby mode.			
			DTTI0		RTO0 to 5 pins for fixed-level input. This function is enabled when the waveform generator enables its input bits.											
			P11		General-purpose I/O ports.											
35	34	42	INT1	С	Can be used as interrupt request input channels 1. Input is enabled when 1 is set in EN1 in standby mode.											
			P12		General-purpose I/O ports.											
36	35	43	INT2	С	Can be used as interrupt request input channels 2. Input is enabled when 1 is set in EN2 in standby mode.											
														DTTI1*4		OPT0 to 5 pins for fixed-level input. This function is enabled when the waveform sequencer enables its input bit.*4
37 to	36 to	44 to	P13 to P14	С	General-purpose I/O ports.											
38	37	45	INT3 to INT4		Can be used as interrupt request input channels 3 to 4. Input is enabled when 1 is set in EN3 to EN4 in standby mode.											
			P15		General-purpose I/O ports.											
39	38	46	INT5	С	Can be used as interrupt request input channel 5. Input is enabled when 1 is set in EN5 in standby mode.											
			TIN0		External clock input pin for reload timer 0.											

	Pin No.		<b>D</b> :	1/0								
QFP- M06*2	LQFP- M09*1	SDIP*3	Pin name	I/O circuit	Function							
			P16		General-purpose I/O ports.							
40	39	47	INT6	С	Can be used as interrupt request input channels 6. Input is enabled when 1 is set in EN6 in standby mode.							
			TO0		Event output pin for reload timer 0.							
41	40	48	P17	С	General-purpose I/O ports.							
41	40	40	FRCK	C	External clock input pin for free-running timer.							
42	41	49	P20	F	General-purpose I/O ports.							
42	41	49	TIN1	Г	External clock input pin for reload timer 1.							
43	42	50	P21	F	General-purpose I/O ports.							
43	42	50	TO1	Г	Event output pin for reload timer 1.							
4.4	42	51	P22	F	General-purpose I/O ports.							
44	43	51	PWI1	Г	PWC 1 signal input pin.							
45	4.4	50	P23	F	General-purpose I/O ports.							
45	44	52	PWO1	F	PWC 1 signal output pin.							
		53 to 56								P24 to P27		General-purpose I/O ports.
46 to 49	45 to 48											
			P30 to P35		General-purpose I/O ports.							
51 to 56	50 to 55	58 to 63	RTO0(U) to RTO5(Z)	G	Waveform generator output pins. These pins output the waveforms specified at the waveform generator. Output is generated when waveform generator output is enabled. (U) to (Z) show the coils that control 3-phase motor.							
			P36		General-purpose I/O ports.							
59	58	2	PPG1*4	Н	Output pins for PPG channels 1. This function is enabled when PPG channels 1 enable output.*4							
			P37		General-purpose I/O ports.							
60	59	3	PPG0	Н	Output pins for PPG channels 0. This function is enabled when PPG channels 0 enable output.							
			P40		General-purpose I/O ports.							
61	60	4	SIN0	F	Serial data input pin for UART channel 0. While UART channel 0 is operating for input, the input of this pin is used as required and must not be used for any other input.							
			P41		General-purpose I/O ports.							
62	61	5	SOT0	F	Serial data output pin for UART channel 0. This function is enabled when UART channel 0 enables data output.							

(Continued)

(Continued)

(Continued) Pin No.						
QFP- M06*2	LQFP- M09*1	SDIP*3	Pin name	I/O circuit	Function	
			P42		General-purpose I/O ports.	
63	62	6	SCK0	F	Serial clock I/O pin for UART channel 0. This function is enabled when UART channel 0 enables clock output.	
			P43		General-purpose I/O ports.	
64	63	7	SNI0*4	F	Trigger input pins for position detection of the waveform sequencer. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4	
			P44		General-purpose I/O ports.	
1	64	8	SNI1*4	F	Trigger input pins for position detection of the Multi-pulse generator. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4	
		9	P45		General-purpose I/O ports.	
2 1	1		SNI2*4	F	Trigger input pins for position detection of the Multi-pulse generator. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4	
			P46		General-purpose I/O ports.	
3	2	10	PPG2	F	Output pins for PPG channel 2. This function is enabled when PPG channel 2 enables output.	
4 to 11	3 to 10	11 to	P50 to P57		General-purpose I/O ports.	
4 10 11	3 10 10	18	AN0 to AN7	'	A/D converter analog input pins. This function is enabled when the analog input specification is enabled. (ADER) .	
12	11	19	AVcc		Vcc power input pin for analog circuits.	
13	12	20	AVR		Reference voltage (+) input pin for the A/D converter. This voltage must not exceed Vcc and AVcc. Reference voltage (-) is fixed to AVss.	
14	13	21	AVss		Vss power input pin for analog circuits.	
			P60		General-purpose I/O ports.	
15	14	22	SIN1	F	Serial data input pin for UART channel 1. While UART channel 1 is operating for input, the input of this pin is used as required and must not be used for any other in-put.	
			P61		General-purpose I/O ports.	
16	15	23	SOT1	F	Serial data output pin for UART channel 1. This function is enabled when UART channel 1 enables data output.	

### (Continued)

	Pin No.		Pin	I/O		
QFP- M06*2	LQFP- M09*1	SDIP*3	name	circuit	Function	
			P62		General-purpose I/O port.	
17	16	24	SCK1	F	Serial clock I/O pin for UART channel 1. This function is enabled when UART channel 1 enables clock output.	
			P63		General-purpose I/O port.	
18	17	25	INT7	F	Usable as interrupt request input channel 7. Input is enabled when 1 is set in EN7 in standby mode.	
19	18	26	MD0	J	Input pin for operation mode specification. Connect this pin directly to Vcc or Vss.	
21, 22	20, 21	28, 29	MD1, MD2	J	Input pin for operation mode specification. Connect this pin directly to $Vcc$ or $Vss$ .	
25, 50	24, 49	32, 57	Vss		Power (0 V) input pin.	
57	56	64	Vcc		Power (5 V) input pin.	
58	57	1	С		Capacity pin for power stabilization. Please connect to an approximately 0.1 $\mu\text{F}$ ceramic capacitor.	

\*1: FPT-64P-M09

\*2: FPT-64P-M06

\*3: DIP-64P-M01

\*4: MB90V460, MB90F462, MB90462 only.

They do not exist on MB90467, because there are not PWC (ch 0) , 16-bit PPG (ch 1) and waveform sequencer.

### ■ I/O CIRCUIT TYPE

Classification	Туре	Remarks
А	X1 N-ch P-ch X0 N-ch P-ch N-ch Standby mode control	Main clock (main clock crystal oscillator)  • At an oscillation feedback resistor of approximately  1 ΜΩ
В	R\$ Do-	<ul> <li>Hysteresis input</li> <li>Pull-up resistor approximately 50 kΩ</li> </ul>
С	P-ch Pout P-ch Pout N-ch Nout T/T/  Standby mode control	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>Selectable pull-up resistor approximately 50 kΩ</li> <li>IoL = 4 mA</li> <li>Standby control available</li> </ul>
D	P-ch Pull up control  P-ch Pout  N-ch Nout  CMOS input  Standby mode control	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Selectable pull-up resistor approximately 50 kΩ</li> <li>Standby control available</li> <li>IoL = 12 mA</li> </ul>

Classification	Туре	Remarks
E	P-ch Pull up control  N-ch Pout  N-ch Nout  CMOS input  Standby mode control	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Selectable pull-up resistor approximately 50 kΩ</li> <li>Standby control available</li> <li>IoL = 4 mA</li> </ul>
F	P-ch Pout  N-ch Nout  Hysteresis input  Standby mode control	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>Standby control available</li> <li>IoL = 4 mA</li> </ul>
G	P-ch Pout  N-ch Nout  CMOS input  Standby mode control	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Standby control available</li> <li>IoL = 12 mA</li> </ul>
Н	P-ch Pout  N-ch Nout  CMOS input  Standby mode control	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Standby control available</li> <li>IoL = 4 mA</li> </ul>

Classification	Туре	Remarks
I	P-ch Pout  N-ch Nout  Analog input control  Analog input	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Analog input</li> <li>IoL = 4 mA</li> </ul>
J		Hysteresis input

#### HANDLING DEVICES

#### 1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.

For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.


#### 2. Handling unused input pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2  $k\Omega$  resistance.

Unused input/output pins may be left open in the output state, but if such pins are in the input state they should be handled in the same way as input pins.

#### 3. Use of the external clock

When the device uses an external clock, drive only the X0 pin while leaving the X1 pin open (See the illustration below) .



#### 4. Power Supply Pins (Vcc/Vss)

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pins near the device.

#### 5. Crystal Oscillator Circuit

Noise around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with the ground area for stabilizing the operation.

#### 6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVss, AVR) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage of AVR dose not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### 7. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVR = Vss.

#### 8. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

#### 9. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \mu s$  or more.


#### 10. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### 11. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

#### **■ BLOCK DIAGRAM**




Note: P00 to P07 (8 channels): With registers that can be used

as input pull-up resistors

P10 to P17 (8 channels): With registers that can be used as input pull-up resistors

- \*1: Only MB90V460, MB90F462 and MB90462 have PWC (ch 0), 16-bit PPG (ch 1) and waveform sequencer. They do not exist on MB90467.
- \*2: The multi-pulse generator function can be used only by MB90V460, MB90F462 and MB90462. This function can not be used by MB90467.

#### **■ MEMORY MAP**



Parts No.	Address#1 Address#2		Address#3
MB90462/467	FF0000н	004000н	000900н
MB90F462	FF0000н	004000н	000900н
MB90V460	(FF0000н)	004000н	002100н

Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.

### ■ I/O MAP

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value		
000000н	PDR0	Port 0 data register	R/W	R/W	Port 0	XXXXXXXX		
000001н	PDR1	Port 1 data register	R/W	R/W	Port 1	XXXXXXXX		
000002н	PDR2	Port 2 data register	R/W	R/W	Port 2	XXXXXXXXB		
000003н	PDR3	Port 3 data register	R/W	R/W	Port 3	XXXXXXXX		
000004н	PDR4	Port 4 data register	R/W	R/W	Port 4	-XXXXXXXB		
000005н	PDR5	Port 5 data register	R/W	R/W	Port 5	XXXXXXXX		
000006н	PDR6	Port 6 data register	R/W	R/W	Port 6	XXXX <sub>B</sub>		
000007н		Prohibite	ed area	l		I		
000008н	PWCSL0	DIMO sector status as sister OHO	R/W	R/W		0000000В		
000009н	PWCSH0	PWC control status register CH0	R/W	R/W		00000000в		
00000Ан	DWOO	DIMO data buffan na niata n CHO		D // //	PWC timer (CH0)	XXXXXXXX		
00000Вн	PWC0	PWC data buffer register CH0		R/W	(6110)	XXXXXXXXB		
00000Сн	DIV0	Divide ratio control register CH0	R/W	R/W		00в		
00000Dн to 0Fн		Prohibited area						
000010н	DDR0	Port 0 direction register	R/W	R/W	Port 0	0000000В		
000011н	DDR1	Port 1 direction register	R/W	R/W	Port 1	0000000В		
000012н	DDR2	Port 2 direction register	R/W	R/W	Port 2	0000000В		
000013н	DDR3	Port 3 direction register	R/W	R/W	Port 3	0000000в		
000014н	DDR4	Port 4 direction register	R/W	R/W	Port 4	-0000000в		
000015н	DDR5	Port 5 direction register	R/W	R/W	Port 5	0000000В		
000016н	DDR6	Port 6 direction register	R/W	R/W	Port 6	0000в		
000017н	ADER	Analog input enable register	R/W	R/W	Port 5, A/D	111111111		
000018н		Prohibite	ed area					
000019н	CDCR0	Clock division control register 0	R/W	R/W	Communication prescaler 0	00000в		
00001Ан		Prohibite	ed area					
00001Вн	CDCR1	Clock division control register 1	R/W	R/W	Communication prescaler 1	00000в		
00001Сн	RDR0	Port 0 pull-up resistor setting register	R/W	R/W	Port 0	0000000В		
00001Dн	RDR1	Port 1 pull-up resistor setting register	R/W	R/W	Port 1	0000000В		
00001Ен to 1Fн		Prohibite	ed area	1				

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value	
000020н	SMR0	Serial mode register 0	R/W	R/W		0000000В	
000021н	SCR0	Serial control register 0	R/W	R/W		00000100в	
000022н	SIDR0 / SODR0	Input data register 0 / output data register 0	R/W	R/W	UART0	XXXXXXXXB	
000023н	SSR0	Serial status register 0	R/W	R/W		00001000в	
000024н	SMR1	Serial mode register 1	R/W	R/W		0000000В	
000025н	SCR1	Serial control register 1	R/W	R/W		00000100в	
000026н	SIDR1 / SODR1	Input data register 1 / output data register 1	R/W	R/W	UART1	XXXXXXXXB	
000027н	SSR1	Status register 1	R/W	R/W		00001000в	
000028н	PWCSL1	PWC control status register CH1	R/W	R/W		0000000В	
000029н	PWCSH1	PWC control status register CH1	R/W	R/W		0000000В	
00002Ан	DMC4	DIMO data buffar register CIII		DAM	PWC timer (CH1)	XXXXXXXXB	
00002Вн	PVVC1	PWC1	PWC data buffer register CH1	er CH1 —	R/W	(0111)	XXXXXXXXB
00002Сн	DIV1	Divide ratio control register CH1	R/W	R/W		00в	
00002Dн to 2Fн		Prohib	oited area				
000030н	ENIR	Interrupt / DTP enable register	R/W	R/W		0000000В	
000031н	EIRR	Interrupt / DTP cause register	R/W	R/W		XXXXXXXXB	
000032н	ELVRL	Request level setting register (Lower Byte)	R/W	R/W	DTP/external interrupt	0000000в	
000033н	ELVRH	Request level setting register (Higher Byte)	R/W	R/W		00000000в	
000034н	ADCS0	A/D control status register 0	R/W	R/W		0000000В	
000035н	ADCS1	A/D control status register 1	R/W	R/W	8/10-bit A/D	0000000В	
000036н	ADCR0	A/D data register 0	R	R	converter	XXXXXXXXB	
000037н	ADCR1	A/D data register 1	R/W	R/W		00000-XX <sub>B</sub>	
000038н	DDCDG	DDCC dever excepted as sister		Б		11111111в	
000039н	PDCR0	PPG0 down counter register	_	R		11111111в	
00003Ан	DCCDO			10/		XXXXXXXXB	
00003Вн	PCSR0	PPG0 period setting register		W	16-bit	XXXXXXXXB	
00003Сн	DDUTO	DDCO duty potting register		107	PPG timer (CH0)	XXXXXXXXB	
00003Dн	PDUT0	PPG0 duty setting register		W	- /	XXXXXXXXB	
00003Ен	PCNTL0	DDC0 control atativa va sistem	R/W	R/W		000000в	
00003Fн	PCNTH0	PPG0 control status register	R/W	R/W		0000000В	

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
000040н	DDCD4	DDC4 down operator register		Б		11111111в
000041н	PDCR1	PPG1 down counter register		R		11111111в
000042н	DCCD4	DDC4 paried patting register		10/	16-bit	XXXXXXXXB
000043н	PCSR1	PPG1 period setting register		W		XXXXXXXXB
000044н	PDUT1	DDC1 duty actting register		W	PPG timer (CH1)	XXXXXXX
000045н	PDUTT	PPG1 duty setting register	_	VV	,	XXXXXXXXB
000046н	PCNTL1	DDC1 control atotus register	R/W	R/W		000000в
000047н	PCNTH1	PPG1 control status register	R/W	R/W		0000000в
000048н	PDCR2	DDC2 down counter register		R		11111111в
000049н	PDCR2	PPG2 down counter register		K		11111111в
00004Ан	PCSR2	OCCD2 DDC2 period cetting register		W		XXXXXXX
00004Вн	PUSRZ	PPG2 period setting register		VV	16-bit PPG timer (CH2)	XXXXXXXXB
00004Сн	PDUT2	PPC2 duty cotting register	_	W		XXXXXXXXB
00004Dн	PDU12	PPG2 duty setting register		VV		XXXXXXXXB
00004Ен	PCNTL2	DDC2 control otatus register	R/W	R/W		000000в
00004Fн	PCNTH2	PPG2 control status register	R/W	R/W		0000000В
000050н	TMDDO	TMRR0 16-bit timer register 0 —		R/W		XXXXXXXXB
000051н	TIVIKKU	16-bit timer register 0		R/VV		XXXXXXX
000052н	TMRR1	D4 4C hit time or register 4	_	R/W		XXXXXXX
000053н	TIVIKKI	16-bit timer register 1		R/VV		XXXXXXXXB
000054н	TMRR2	16 hit timer register 2		– R/W	Waveform	XXXXXXX
000055н	TIVIKKZ	16-bit timer register 2		F/VV	generator	XXXXXXX
000056н	DTCR0	16-bit timer control register 0	R/W	R/W		0000000В
000057н	DTCR1	16-bit timer control register 1	R/W	R/W		0000000В
000058н	DTCR2	16-bit timer control register 2	R/W	R/W		0000000В
000059н	SIGCR	Waveform control register	R/W	R/W		00000000в
00005Ан	CPCLRB /	Compare clear buffer register /		R/W		11111111в
00005Вн	CPCLR	Compare clear register (lower)		FT/ VV		11111111в
00005Сн	TODT	Timer data register (lewer)		D/M	16-bit	0000000В
00005Дн	TCDT	Timer data register (lower)	_	R/W	free-running timer	00000000в
00005Ен	TCCSL	Timer control status register (lower)	R/W	R/W		0000000В
00005Fн	TCCSH	Timer control status register (upper)	R/W	R/W		-0000000в

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
000060н	IPCP0	Input conture data register CHO		R		XXXXXXXXB
000061н	IFCFU	Input capture data register CH0		K		XXXXXXXXB
000062н	IPCP1	Input conture data register CH1		R		XXXXXXX
000063н	IPCPT	Input capture data register CH1				XXXXXXX
000064н	IPCP2	Input capture data register CH2		R		XXXXXXXXB
000065н	IPCP2	Imput capture data register CH2				XXXXXXXXB
000066н	IPCP3	Innuit conture data register CU2		В	16-bit	XXXXXXXXB
000067н	IPCP3	Input capture data register CH3		R	input capture	XXXXXXXXB
000068н	PICSL01	PPG output control / Input capture control status register 01 (lower)	R/W	R/W	(CH0 to CH3)	0000000в
000069н	PICSH01	PPG output control / Input capture control status register 01 (upper)	R/W	R/W		0000000в
00006Ан	ICSL23	Input capture control status register 23 (lower)	R/W	R/W		0000000в
00006Вн	ICSH23	Input capture control status register 23 (upper)		ООв		
00006Сн to 6Ен		Prohibit	ed area			
00006Fн	ROMM	ROM mirroring function selection register	W	W	ROM mirroring function	1в
000070н	OCCPB0/	Output compare buffer register /		D ///		XXXXXXXXB
000071н	OCCP0			R/W		XXXXXXXXB
000072н	OCCPB1/ Output compare buffer register /			D/M		XXXXXXXX
000073н	OCCP1			R/W		XXXXXXXXB
000074н	OCCPB2/	Output compare buffer register /		D // //		XXXXXXXXB
000075н	OCCP2	output compare register 2		R/W	Output compare	XXXXXXXX
000076н	OCCPB3/	OCCPB3/ Output compare buffer register /		D // //	(CH0 to CH5)	XXXXXXXXB
000077н	OCCP3	output compare register 3		R/W		XXXXXXXXB
000078н	OCCPB4/	OCCPB4/ Output compare buffer register / output compare register 4		D ///		XXXXXXXXB
000079н				R/W		XXXXXXXXB
00007Ан	OCCPB5/	' '		DAA		XXXXXXXXB
00007Вн	OCCP5			R/W		XXXXXXXXB

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
00007Сн	OCS0	Compare control register 0	R/W	R/W		00000000в
00007Dн	OCS1	Compare control register 1	R/W	R/W		-0000000в
00007Ен	OCS2	Compare control register 2	R/W	R/W	Output compare	00000000в
00007Fн	OCS3	Compare control register 3	R/W	R/W	(CH0 to CH5)	-0000000в
000080н	OCS4	Compare control register 4	R/W	R/W		00000000в
000081н	OCS5	Compare control register 5	R/W	R/W		-0000000в
000082н	TMCSRL0	Timer control status register CH0 (lower)	R/W	R/W		00000000в
000083н	TMCSRH0	Timer control status register CH0 (upper)	R/W	R/W	16-bit reload timer (CH0)	0000в
000084н	TMR0/	16 bit timer register CH0 /		R/W	(CHO)	XXXXXXXXB
000085н	TMRD0	16-bit reload register CH0	_	I K/VV		XXXXXXXXB
000086н	TMCSRL1	Timer control status register CH1 (lower)	R/W	R/W		00000000в
000087н	TMCSRH1	Timer control status register CH1 (upper)	R/W	R/W	16-bit reload timer (CH1)	0000в
000088н	TMR1/	16 bit timer register CH1 /		R/W	, ,	XXXXXXXXB
000089н	TMRD1	16-bit reload register CH1	_	FC/ VV		XXXXXXXXB
00008Ан	OPCLR	Output control lower register	R/W	R/W		00000000в
00008Вн	OPCUR	Output control upper register	R/W	R/W		0000000В
00008Сн	IPCLR	Input control lower register	R/W	R/W	Waveform	0000000В
00008Dн	IPCUR	Input control upper register	R/W	R/W	sequencer	0000000В
00008Ен	TCSR	Timer control status register	R/W	R/W		0000000В
00008Fн	NCCR	Noise cancellation control register	R/W	R/W		0000000В
000090н to 9Dн		Prohibi	ted area			
00009Ен	PACSR	Program address detect control status register	R/W	R/W	Rom correction	00000000в
00009Fн	DIRR	Delayed interrupt cause / clear register	R/W	R/W	Delayed interrupt	Ов
0000А0н	LPMCR	MCR Low-power consumption mode register		R/W	Low-power consumption	00011000в
0000А1н	CKSCR	Clock selection register	R/W	R/W	control register	11111100в
0000A2н to A7н		Prohibi	ted area			
0000А8н	WDTC	Watchdog control register	R/W	R/W	Watchdog timer	Х-ХХХ111в
0000А9н	TBTC	Timebase timer control register	R/W	R/W	Timebase timer	100100в

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
0000AAн to ADн		Prohib	ited area			
0000АЕн	FMCS	Flash memory control status register	R/W	R/W	Flash memory interface circuit	00010000в
0000АГн		Prohib	ited area			
0000В0н	ICR00	Interrupt control register 00	R/W	R/W		00000111в
0000В1н	ICR01	Interrupt control register 01	R/W	R/W		00000111в
0000В2н	ICR02	Interrupt control register 02	R/W	R/W		00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W	R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W	R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W	R/W	_	00000111в
0000В6н	ICR06	Interrupt control register 06	R/W	R/W		00000111в
0000В7н	ICR07	Interrupt control register 07	R/W	R/W	Interrupt controller	00000111в
0000В8н	ICR08	Interrupt control register 08	R/W	R/W		00000111в
0000В9н	ICR09	Interrupt control register 09	R/W	R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W	R/W		00000111в
0000ВВн	ICR11	Interrupt control register 11	R/W	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W	R/W		00000111в
0000ВДн	ICR13	Interrupt control register 13	R/W	R/W		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W	R/W		00000111в
0000ВFн	ICR15	Interrupt control register 15	R/W	R/W		00000111в
0000С0н to FFн		Exter	nal area	•		
001FF0н	PADR0L	Program address detection register 0 (Lower Byte)	R/W	R/W		XXXXXXX
001FF1н	PADR0M	Program address detection register 0 (Middle Byte)	R/W	R/W		XXXXXXXX
001FF2н	PADR0H	Program address detection register 0 (Higher Byte)	R/W	R/W	-	XXXXXXX
001FF3н	PADR1L	Program address detection register 1 (Lower Byte)	R/W	R/W	Rom correction	XXXXXXX
001FF4н	PADR1M	Program address detection register 1 (Middle Byte)	R/W	R/W		XXXXXXX
001FF5н	PADR1H	Program address detection register 1 (Higher Byte)	R/W	R/W		XXXXXXXXB

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
003FE0н	OPDBR0	Output data buffer register 0		R/W		00000000в
003FE1н	OPUBRU	Output data buffer register 0	_	R/VV		0000000В
003FE2н	OPDBR1	Output data buffer register 1		R/W		0000000В
003FE3н	OPUBRI	Output data buffer register 1		K/VV		0000000В
003FE4н	OPDBR2	Output data buffer register 2		R/W		0000000В
003FE5н	OPDBRZ	Output data buffer register 2		TX/ V V		0000000в
003FE6н	OPDBR3	Output data buffer register 2		R/W		0000000В
003FE7н	OPDBRS	Output data buffer register 3		K/VV		0000000В
003F78н	OPDBR4	Output data buffer register 4		R/W		0000000в
003FE9н	OPDBR4	Output data buffer register 4		K/VV		0000000в
003FEA <sub>H</sub>	OPDBR5	C to the to Warming 5	R/W		00000000в	
003FEBн	OPUBRO	Output data buffer register 5	_	R/VV		0000000в
003FECн	ODEDDO	6 Output data buffer register 6 —		D/M		0000000в
003FEDн	OPEBR6	Output data buller register 6	_	R/W		0000000В
003FEEн	ODEDD7	Output data buffer register 7		D/M	Waveform	00000000в
003FEFн	OPEBR7	Output data buffer register 7	_	R/W	sequencer	0000000в
003FF0н	ODEDDO	Output data buffer variates 0		R/W		0000000в
003FF1н	OPEBR8	Output data buffer register 8	_			0000000в
003FF2н	ODEDDO	Output data buffer register 9		D/M		00000000в
003FF3н	OPEBR9		_	R/W		0000000в
003FF4н	ODEDDA	Output data buffer variates A		D/M		0000000в
003FF5н	OPEBRA	Output data buffer register A	_	R/W		00000000в
003FF6н	ODEDDD	Outsit data buffer as sister B		D/M		0000000в
003FF7н	OPEBRB	Output data buffer register B	_	R/W		0000000в
003FF8н	ODDD	Output data register		Б		XXXXXXXXB
003FF9н	OPDR	Output data register	_	R		0000XXXXB
003FFAн	CDCD	Compare clear register		D/M		XXXXXXXXB
003FFBн	CPCR		_	R/W		XXXXXXXXB
003FFCн	TMDD			Б		0000000в
003FFDн	TMBR	Timer buffer register —		R		0000000в
003FFEн to 003FFFн		Proh	ibited area	,		

· Meaning of abbreviations used for reading and writing

R/W : Read and write enabled

R : Read only W : Write only

• Explanation of initial values

0 : The bit is initialized to 0. 1 : The bit is initialized to 1.

X : The initial value of the bit is undefined.

- : The bit is not used. Its initial value is undefined.

The Instruction using IO addressing e.g. MOV A, io, is not supported for registers area 003FE0H to 003FFFH.

Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However, initial value for resets that initializes the value is listed.

### ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El <sup>2</sup> OS support	Interrupt vector			Interru	Priority	
•	Support	Nur	nber	Address	ICR	Address	1 2
Reset	×	#08	08н	FFFFDCH	_	_	High
INT9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	_	_	
Exception processing	×	#10	ОАн	FFFFD4 <sub>H</sub>	_	_	l T
A/D converter conversion termination	0	#11	0Вн	FFFFD0 <sub>H</sub>	ICR00	0000B0н*1	
Output compare channel 0 match	0	#12	0Сн	FFFFCCH	ICKUU	ООООВОН .	
End of measurement by PWC0 timer / PWC0 timer overflow	0	#13	0Дн	FFFFC8 <sub>H</sub>	ICR01	0000В1н*1	
16-bit PPG timer 0	0	#14	0Ен	FFFFC4 <sub>H</sub>			
Output compare channel 1 match	0	#15	0Fн	FFFFC0 <sub>H</sub>	ICR02	0000B2н*1	
16-bit PPG timer 1	0	#16	10н	FFFFBCH	101102	0000DZH	
Output compare channel 2 match	0	#17	11н	FFFFB8 <sub>H</sub>	ICR03	0000B3н*1	
16-bit reload timer 1 underflow	0	#18	12н	FFFFB4 <sub>H</sub>	ICKUS	ООООВЗН	
Output compare channel 3 match	0	#19	13н	FFFFB0 <sub>H</sub>			
DTP/ext. interrupt channels 0/1 detection	0	#20	14н	FFFFACH	ICR04	0000В4н*1	
DTTI0	Δ	#20	148	FFFFACH			
Output compare channel 4 match	0	#21	15н	FFFFA8 <sub>H</sub>			
DTP/ext. interrupt channels 2/3 detection	0	#22	16н	FFFFA4 <sub>H</sub>	ICR05	0000В5н*2	
DTTI1	Δ	πΖΖ	101	111174			
Output compare channel 5 match	0	#23	17н	FFFFA0 <sub>H</sub>			
End of measurement by PWC1 timer / PWC1 timer overflow	0	#24	18н	FFFF9C <sub>H</sub>	ICR06	0000В6н*1	
DTP/ext. interrupt channels 4/5 detection	0	#25	19н	FFFF98 <sub>H</sub>			
Waveform sequencer timer compare match / write timing	0	#26	1Ан	FFFF94 <sub>H</sub>	ICR07	0000В7н*1	
DTP/ext. interrupt channels 6/7 detection	0	#27	1Вн	FFFF90⊦			
Waveform sequencer position detect / compare interrupt	0	#28	1Сн	FFFF8C <sub>H</sub>	ICR08	0000B8н*1	
Waveform generator 16-bit timer 0/1/2 underflow	Δ	#29	1Dн	FFFF88 <sub>H</sub>	ICR09	0000В9н*1	
16-bit reload timer 0 underflow	0	#30	1Ен	FFFF84 <sub>H</sub>	1		
16-bit free-running timer zero detect	Δ	#31	1Fн	FFFF80 <sub>H</sub>	ICR10	0000BAн*1	
16-bit PPG timer 2	0	#32	20н	FFFF7C <sub>H</sub>	ICKIU	UUUUDAH '	
Input capture channels 0/1	0	#33	21н	FFFF78 <sub>H</sub>	ICD11	0000PD*1	
16-bit free-running timer compare clear	Δ	#34	22н	FFFF74 <sub>H</sub>	ICR11	0000BBн*1	

#### (Continued)

Interrupt cause	El2OS	Interrupt vector			Interru	Priority	
·	support	Nun	nber	Address	ICR	Address	*2
Input capture channels 2/3	0	#35	23н	FFFF70⊦	ICR12	0000BCн*1	
Timebase timer	Δ	#36	24н	FFFF6C <sub>H</sub>	ICKIZ	ООООВСН	
UART1 receive	0	#37	25н	FFFF68 <sub>H</sub>	ICR13	0000BDн*1	
UART1 send	Δ	#38	26н	FFFF64 <sub>H</sub>	ICKIS	ООООБЪН .	
UART0 receive	0	#39	27н	FFFF60⊦	ICR14	0000ВЕн*1	
UART0 send	Δ	#40	28н	FFFF5C <sub>H</sub>	ICK 14	0000BEH	
Flash memory status	Δ	#41	29н	Эн FFFF58н IODAS OCCUPE	0000BFн*1	▼	
Delayed interrupt generator module	Δ	#42	2Ан	FFFF54 <sub>H</sub>	ICR15	OUUUDFH .	Low

○ : Can be used and support the El²OS stop request.

• : Can be used and interrupt request flag is cleared by El<sup>2</sup>OS interrupt clear signal.

 $\times\,\,$  : Cannot be used.

 $\Delta\;\;$  : Usable when an interrupt cause that shares the ICR is not used.

#### **■ PERIPHERAL RESOURCES**

#### 1. Low-Power Consumption Control Circuit

The MB90460 series has the following CPU operating mode configured by selection of an operating clock and clock operation control.

• Clock mode

PLL clock mode: A PLL clock that is a multiple of the oscillation clock (HCLK) frequency is used to operate the CPU and peripheral functions.

Main clock mode: The main clock, with a frequency one-half that of the oscillation clock (HCLK), is used to operate the CPU and peripheral functions. In main clock mode, the PLL multiplier circuit is inactive.

• CPU intermittent operation mode

CPU intermittent operation mode causes the CPU to operate intermittently, while high-speed clock pulses are supplied to peripheral functions, reducing power consumption. In CPU intermittent operation mode, intermittent clock pulses are only applied to the CPU when it is accessing a register, internal memory, a peripheral function, or an external unit.

· Standby mode

In standby mode, the low power consumption control circuit stops supplying the clock to the CPU (sleep mode) or the CPU and peripheral functions (timebase timer mode), or stops the oscillation clock itself (stop mode), reducing power consumption.

• PLL sleep mode

PLL sleep mode is activated to stop the CPU operating clock when the microcontroller enters PLL clock mode; other components continue to operate on the PLL clock.

Main sleep mode

Main sleep mode is activated to stop the CPU operating clock when the microcontroller enters main clock mode; other components continue to operate on the main clock.

PLL timebase timer mode


PLL timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, PLL clock and timebase timer, to stop. All functions other than the timebase timer are deactivated.

Main timebase timer mode

Main timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, main clock and the timebase timer, to stop. All functions other than the timebase timer are deactivated.

Stop mode

Stop mode causes the source oscillation to stop. All functions are deactivated.



#### 2. I/O Ports

#### (1) Outline of I/O ports


When a data register serving for control output is read, the data output from it as a control output is read regardless of the value in the direction register. Note that, if a read-modify-write instruction (such as a bit set instruction) is used to preset output data in the data register when changing its setting from input to output, the data read is not the data register latched value but the input data from the pin.

Ports 0 to 4 and 6 are input/output ports which serve as inputs when the direction register value is "0" or as outputs when the value is "1".


Port 5 are input/output ports as other port when ADER is 00<sub>H</sub>.

#### **Block Diagram**


• Block diagram of Port 0 pins




• Block diagram of Port 1 pins




• Block diagram of Port 2 pins



• Block diagram of Port 3 pins




• Block diagram of Port 4 pins




#### (Continued)

• Block diagram of Port 5 pins



• Block diagram of Port 6 pins



#### 3. Timebase Timer

The timebase timer is an 18-bit free-running counter (timebase counter) that counts up in synchronization to the internal count clock (main oscillator clock divided by 2) .

Features of timebase timer:


- Interrupt generated when counter overflow
- EI2OS supported
- Interval timer function:

An interrupt generated at four different time intervals

• Clock supply function:

Four different clocks can be selected as a watchdog timer's count clock Supply clock for oscillation stabilization

#### **Block Diagram**



## 4. Watchdog Timer


The watchdog timer is a 2-bit counter that uses the timebase timer's supply clock as the count clock. After activation, if the watchdog timer is not cleared within a given period, the CPU will be reset.

• Features of Watchdog Timer :

Reset CPU at four different time intervals

Status bits to indicate the reset causes

## **Block Diagram**



## 5. 16 bit reload timer ( $\times$ 2)

The 16-bit reload timer provides two operating mode, internal clock mode and event count mode. In each operating mode, the 16-bit down counter can be reloaded (reload mode) or stopped when underflow (one-shot mode).

Output pins TO1 - TO0 are able to output different waveform accroding to the counter operating mode. TO1 - TO0 toggles when counter underflow if counter is operated as reload mode. TO1 - TO0 output specified level (H or L) when counter is counting if the counter is in one-shot mode.

Features of the 16 bit reload timer:

- Interrupt generated when timer underflow
- EI2OS supported
- Internal clock operating mode :

Three internal count clocks can be selected

Counter can be activated by software or exteranl trigger (singal at TIN1 - TIN0 pin)


Counter can be reloaded or stopped when underflow after activated

• Event count operating mode :

Counter counts down by one when specified edge at TIN1 - TIN0 pin

Counter can be reloaded or stopped when underflow

## **Block Diagram**




## 6. 16-bit PPG Timer ( $\times$ 3)

The 16-bit PPG timer consists of a 16-bit down counter, prescaler, 16-bit period setting buffer register, 16-bit duty setting buffer register, 16-bit control register and a PPG output pin. This module can be used to output pulses synchronized by software trigger or GATE signal from Multi-functional timer, refer to "Multi-functional Timer"

## Features of 16-bit PPG Timer:

- Two operating mode: PWM and One-shot
- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected
- Interrupt generated when trigger signal arrived, or counter borrow, or change of PPG output
- EI2OS supported





#### 7. Multi-functional Timer

The 16-bit multi-functional timer module consists of one 16-bit free-running timer, four input capture circuits, six output comparators and one channel of 16-bit PPG timer. This module allows six independent waveforms generated by PPG timer or waveform generator to be outputted. With the 16-bit free-run timer and the input capture circuit, a input pulse width measurement and external clock cycle measurement can be done.

### (1) 16-bit free-running timer (1 channel)

- The 16-bit free-running timer consists of a 16-bit up/up-down counter, control register, 16-bit compare clear register (with buffer register) and a prescaler.
- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected. (φ is the machine clock)
- Two types of interrupt causes :
  - Compare clear interrupt is generated when there is a comparing match with compare clear register and 16-bit free-run timer.
  - Zero detection interrupt is generated while 16-bit free-running timer is detected as zero in count value.
- EI2OS supported
- The compare clear register has a selectable buffer register, into which data is written for transfer to the compare clear register. When the timer is stopped, transfer occurs immediately when the data is written to the buffer. When the timer is operation, data transfer from the buffer occurs when the timer value is detected to be zero.
- Reset, software clear, compare match with compare clear register in up-count mode will reset the counter value to "0000н".
- Supply clock to output compare module :
   The prescaler ouptut is acted as the count clock of the output compare.

#### (2) Output compare module (6 channels)

- The output compare module consists of six 16-bit compare registers (with selectable buffer register), compare
  output latch and compare control registers. An interrupt is generated and output level is inverted when the
  value of 16-bit free-running timer and compare register are matched.
- 6 compare registers can be operated independently.
- Output pins and interrupt flag are corresponding to each compare register.
- Inverts output pins by using 2 compare registers together. 2 compare registers can be paired to control the output pins.
- Setting the initial value for each output pin is possible.
- Interrupt generated when there is a comparing match with output compare register and 16 bit free-run timer
- EI<sup>2</sup>OS supported

## (3) Input capture module (4 channels)

Input capture consists of 4 independent external input pins, the corresponding capture register and capture control register. By detecting any edge of the input signal from the external pin, the value of the 16-bit free-running timer can be stored in the capture register and an interrupt is generated simultaneously.

- Operation synchronized with the 16-bit free-run timer's count clock.
- 3 types of trigger edge (rising edge, falling edge and both edge) of the external input signal can be selected and there is indication bit to show the trigger edge is rising or falling.
- 4 input captures can be operated independently.
- Two independent interrupts are generated when detecting a valid edge from external input.
- EI<sup>2</sup>OS supported

#### (4) 16-bit PPG timer ( $\times$ 1)

The 16-bit PPG timer 0 is used to provide a PPG signal for waveform generator.


### (5) Waveform Generator module

The waveform generator consists of three 16-bit timer registers, three timer control registers and 16-bit waveform control register.

With waveform generator, it is possible to generate real time output, 16-bit PPG waveform output, non-overlap 3-phase waveform output for inverter control and DC chopper waveform output.

- It is possible to generate a non-overlap waveform output based on dead-time of 16-bit timer. (Dead-time timer function)
- It is possible to generate a non-overlap waveform output when realtime output is operated in 2-channel mode. (Dead-time timer function)
- By detecting realtime output compare match, GATE signal of the PPG timer operation will be generated to start or stop PPG timer operation. (GATE function)
- When a match is detected by realtime output compare, the 16-bit timer is activated. The PPG timer can be started or stopped easily by generating a GATE signal for PPG operation until the 16-bit timer stops. (GATE function)
- Forced to stop output waveform using DTTI0 pin input
- Interrupt generated when DTTI0 active or 16-bit tmer underflow
- El<sup>2</sup>OS supported

• MCU to 3-phase Motor Interface Circuit



RTO0 (U), RTO2 (V), RTO4 (W) are called "UPPER ARM".

RTO1 (X), RTO3 (Y), RTO5 (Z) are called "LOWER ARM".


RTO0 (U) and RTO1 (X) are called "non-overlapping output pair".

RTO2 (V) and RTO3 (Y) are called "non-overlapping output pair".

RTO4 (W) and RTO5 (Z) are called "non-overlapping output pair".


(U), (V), (W) are the 3-phase coil connection.


• 3-phase Motor Coil Connection Circuit




## **Block Diagram**

• Block Diagram of Multi-functional Timer






• Block diagram of 16-bit output compare




• Block diagram of 16-bit input capture



## (Continued)

· Block diagram of waveform generator



#### 8. Multi-Pulse Generator


The Multi-pulse Generator consists of a 16-bit PPG timer, a 16-bit reload timer and a waveform sequencer. By using the waveform sequencer, 16-bit PPG timer output signal can be directed to Multi-pulse Generator output (OPT5 to 0) according to the input signal of Multi-pulse Generator (SNI2 to 0). Meanwhile, the OPT5 to 0 output signal can be hardware terminated by DTTI input (DTTI1) in case of emergency. The OPT5 to 0 output signals are synchronized with the PPG signal in order to eliminate the unwanted glitch.

The Multi-pulse generator has the following features:

- Output Signal Control
  - 12 output data buffer registers are provided
  - Output data register can be updated by any one of output data buffer registers when :
  - 1. an effective edge detected at SNI2 SNI0 pin
  - 2. 16-bit reload timer underflow
  - 3. output data buffer register OPDBR0 is written
- Output data register (OPDR) determines which OPT terminals (OPT5 0) output the 16-bit PPG waveform
  - Waveform sequencer is provided with a 16-bit timer to measure the speed of motor
  - The 16-bit timer can be used to disable the OPT output when the position detection is missing
- Input Position Detect Control
  - SNI2 SNI0 input can be used to detect the rotor position
  - A controllable noise filter is provided to the SNI2 SNI0 input
- PPG Synchronization for Output signal
  - OPT output is able to synchronize the edge of PPG waveform to avoid a short pulse (or glitch) appearance
- · Vaious interrupt generation causes
- EI2OS supported

## **Block Diagram**

• Block diagram of Multi-pulse generator



(Continued) • Block diagram of waveform sequencer Interrupt WRITE TIMING INTERRUPT #26 Interrupt #22 ◀ POSITION DETECTION INTERRUPT **OPCR** Register **PDIRT** DTIE DTIF NRSL OPS2 OPS1 OPS0 WTIF WTIE PDIF PDIE OPE5 OPE4 OPE3 OPE2 OPE1 OPE0 From PPG1 SYN Circuit WTS1 WTS0 OPDBRB to 0 Registers Pin P00/OPT0 Pin P01/OPT1 OUTPUT **OPDR** Register Pin P02/OPT2 CONTROL **CIRCUIT** Pin P03/OPT3  $\mathsf{OP} \times 1/\mathsf{OP} \times 0$ OUTPUT DATA BUFFER REGISTER × 12 Pin P04/OPT4 Pin P05/OPT5 P12/INT2/DTTI1 Noise **DTTI1 Control** Pin Filter Circuit D1 D0 RDA2 to 0 DECODER 3 F2MC-16LX Bus COMPARE CLEAR INTERRUPT BNKF Pin P15/INT5/TIN0 WTO WTIN1 CCIRT 16-BIT TIMER P43/SNI0 Pin **POSITION** WŢO P44/SNI1 **DATA WRITE DETECT** CONTROL UNIT Pin **CIRCUIT** OPS2 OPS1 **SELECTOR** P45/SNI2 OPS0 Pin TIN0O WTIN0 WTIN1 WTIN1 TIN0O WTIN0 COMPARISON CIRCUIT WTS1 WTS0 CPIF CPIE CPD2 CPD1 CPD0 CMPE CPE1 CPE0 SNC2 SNC1 SNC0 SEE2 SEE1 SEE0 COMPARE MATCH INTERRUPT **IPCR** Register

S10

S20

NCCR Register

S21

S11

S01

S00

D1

D0

PDIRT -

Interrupt #28

#### 9. PWC Timer

The PWC (pulse width count) timer is a 16-bit multi-function up-counter with reload timer functions and input-signal pulse-width count functions as well.

The PWC timer consists of a 16-bit counter, on input pulse divider, a divide ratio control register, a count input pin, a pulse output pin, and a 16-bit control register.


The PWC timer has the following features:

- Interrupt generated when timer overflow or end of PWC measurement.
- EI<sup>2</sup>OS supported
- Timer functions :
  - Generates an interrupt request at set time intervals.
  - Outputs pulse signals synchronized with the timer cycle.
  - Selects the counter clock from among three internal clocks.
- · Pulse-width count functions
  - Counts the time between external pulse input events.
  - Selects the counter clock from among three internal clocks.
  - Count mode
  - H pulse width (rising edge to falling edge) /L pulse width (falling edge to rising edge)
  - Rising-edge cycle (rising edge to falling edge) /Falling-edge cycle (falling edge to rising edge)
  - Count between edges (rising or falling edge to falling or rising edge)

Capable of counting cycles by dividing input pulses by 22, 24, 26, 28 using an 8-bit input divider.

Generates an interrupt request upon the completion of count operation.

Selects single or consecutive count operation.



#### **10. UART**


The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.

The UART has the following features:

- Full-duplex double buffering
- Capable of asynchronous (start-stop bit) and CLK-synchronous communications
- Support for the multiprocessor mode
- Various method of baud rate generation :
  - External clock input possible
  - Internal clock (a clock supplied from 16-bit reload timer can be used.)
  - Embedded dedicated baud rate generator

Operation	Baud rate
Asynchronous	31250/9615/4808/2404/1202 bps
CLK synchronous	2 M/1 M/500 K/250 K/125 K/62.5 Kbps

- \*: Assuming internal machine clock frequencies of 6, 8, 10, 12, and 16 MHz
  - Error detection functions (parity, framing, overrun)
  - NRZ (Non Return to Zero) Signal format
  - Interrupt request :
    - Receive interrupt (receive complete, receive error detection)
    - Transmit interrupt (transmission complete)
    - Transmit / receive conforms to extended intelligent I/O service (EI2OS)
  - Flexible data length:
    - 7 bit to 9 bit selective (without a parity bit)
    - 6 bit to 8 bit selective (with a parity bit)




## 11. DTP/External Interrupts

The DTP/external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU accepts the signal using the same procedure it uses for normal hardware interrupts and generates external interrupts or activates the extended intelligent I/O service (EI<sup>2</sup>OS).

## Features of DTP/External Interrupt:


- Total 8 external interrupt channels
- Two request levels ("H" and "L") are provided for the intelligent I/O service.
- Four request levels (rising edge, falling edge, "H" level and "L" level) are provided for external interrupt requests.





# 12. Delayed Interrupt Generation Module


The delayed interrupt generation module is used to generate a task switching interrupt. Interrupt requests to the  $F^2MC-16LX$  CPU can be generated and cleared by software using this module.



#### 13. A/D Converter

The converter converts the analog voltage input to an analog input pin (input voltage) to a digital value. The converter has the following features:

- The minimum conversion time is 6.13 μs (for a machine clock of 16 MHz; includes the sampling time).
- The minimum sampling time is 2.0 µs (for a machine clock of 16 MHz).
- The converter uses the RC-type successive approximation conversion method with a sample hold circuit.
- A resolution of 10 bits or 8 bits can be selected.
- Up to eight channels for analog input pins can be selected by a program.
- Various conversion mode :
  - Single conversion mode: Selectively convert one channel.
  - Scan conversion mode: Continuously convert multiple channels. Maximum of 8 program selectable channels.
  - Continuous conversion mode: Repeatedly convert specified channels.
  - Stop conversion mode: Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)
- At the end of A/D conversion, an interrupt request can be generated and El<sup>2</sup>OS can be activated.
- In the interrupt-enabled state, the conversion data protection function prevents any part of the data from being lost through continuous conversion.
- The conversion can be activated by software, 16-bit reload timer 1 (rising edge) and 16-bit free-running timer zero detection edge.




#### 14. ROM Correction Function

In the case that the address of the instruction after the one that a program is currently processing matches the address configured in the detection address configuration register, the program forces the next instruction to be processed into an INT9 instruction, and branches to the interrupt process program. Since processing can be conducted using INT9 interrupts, programs can be repaired using batch processing.

#### Overview of the Rom correction Function

- The address of the instruction after the one that a program is currently processing is always stored in an address latch via the internal data bus. Address match detection constantly compares the address stored in the address latch with the one configured in the detection address configuration register. If the two compared addresses match, the CPU forcibly changes this instruction into an INT9 instruction, and executes an interrupt processing program.
- There are two detection address configuration registers: PADR0 and PADR1. Each register provides an
  interrupt enable bit. This allows you to individually configure each register to enable/prohibit the generation of
  interrupts when the address stored in the address latch matches the one configured in the detection address
  configuration register.






- Address latch
  - Stores value of address output to internal data bus.
- Address detection control register (PACSR)
   Set this register to enable/prohibit interrupt output when an address match is detected.
- Detection address configuration register (PADR0, PADR1)
  Configure an address with which to compare the address latch value.

# 15. ROM Mirroring Function Selection Module

The ROM mirroring function selection module can select what the FF bank allocated the ROM and see through the 00 bank according to register settings.



## 16. 512 Kbit Flash Memory

The 512 Kbit flash memory is allocated in the FE<sub>H</sub> to FF<sub>H</sub> banks on the CPU memory map. Like masked ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit.


The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently.

Note that sector operations such as "enable sector protect" cannot be used.

Features of 512 Kbit flash memory

- 64 kwords × 8 bits/32 kwords × 16 bits (16 k + 8 k + 8 k + 32 k) sector configuration
- Automatic program algorithm (same as the Embedded Algorithm\*: MBM29F400TA)
- Installation of the deletion temporary stop/delete restart function
- Write/delete completion detected by the data polling or toggle bit
- Write/delete completion detected by the CPU interrupt
- Compatibility with the JEDEC standard-type command
- Each sector deletion can be executed (Sectors can be freely combined) .
- · Flash security feature
- Number of write/delete operations 10,000 times guaranteed.
- Flash reading cycle time (Min) 2 machine cycles
- \*: Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

## (1) Register configuration



## (2) Sector configuration of 512Kbit flash memory

The 512 Kbit flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When accessed from the CPU, SA0 to SA3 are allocated in the FF bank registers, respectively.

Flash memory	CPU address	*Writer address		
0.40 (40 (4) (4)	FFFFFFH	7FFFH		
SA3 (16 Kbytes)	FFC000H	7С000н		
SA2 (8 Kbytes)	FFBFFFH	7ВFFFн		
0/12 (0 Nbytes)	FFA000H	7А000н		
SA1 (8 Kbytes)	FF9FFFH	79FFFн		
SAT (6 Kbytes)	FF8000H	78000н		
0.4.0 (0.0 (///)	FF7FFFH	77FFFн		
SA0 (32 Kbytes)	FF0000H	70000н		

<sup>\*:</sup> Programmer addresses correspond to CPU addresses when data is programmed in flash memory by a parallel programmer. Programmer addresses are used to program/erase data using a general-purpose programmer.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
Parameter	Syllibol	Min	Max	Offic	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR, AVR ≥ AVss
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum clamp current	<b>I</b> CLAMP	- 2.0	+ 2.0	mA	*4
Total maximum clamp current	Σ  ICLAMP		20	mA	*4
"L" level maximum output current	loL		15	mA	*3
"L" level average output current	lolav	_	4	mA	Average output current = operating current × operating efficiency
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	$\Sigma$ lolav		50	mA	Average output current = operating current × operating efficiency
"H" level maximum output current	Іон	_	– 15	mA	*3
"H" level average output current	Іонач		- 4	mA	Average output current = operating current × operating efficiency
"H" level total maximum output current	ΣІон		- 100	mA	
"H" level total average output current	ΣΙομαν	—	- 50	mA	Average output current = operating current × operating efficiency
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

<sup>\*1 :</sup> AVcc shall never exceed Vcc when power on.

<sup>\*2 :</sup>  $V_1$  and  $V_2$  shall never exceed  $V_{CC} + 0.3 V$ .

<sup>\*3 :</sup> The maximum output current is a peak value for a corresponding pin.

<sup>\*4: •</sup> Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P60 to P63

<sup>•</sup> Use within recommended operating conditions.


<sup>•</sup> Use at DC voltage (current) .

<sup>•</sup> The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

<sup>•</sup> The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

## (Continued)

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Sym-	Va	lue	Unit	Remarks
raiailletei	bol	Min	Max	Oilit	Remarks
	Voc	3.0	5.5	V	Normal operation (MB90462, MB90467, MB90V460)
Power supply Vcc voltage		4.5	5.5	V	Normal operation (MB90F462)
l	Vcc	3.0	5.5	V	Retains status at the time of operation stop
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.
Operating temperature	Та	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# 3. DC Characteristics

(Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

<b>D</b>	Sym-	Din nome	0 1111		Value	11	Domorko	
Parameter	bol	Pin name	Condition	Min	n Typ Max		Unit	Remarks
"H" level output voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5		_	V	
"L" level output	Vol	All pins except P00 to P05 and P30 to P35	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_		0.4	V	
Voltage		P00 to P05, P30 to P35	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 12.0 \text{ mA}$	_		0.4	V	
	Vıн	P00 to P07 P30 to P37 P50 to P57		0.7 Vcc	_	Vcc + 0.3	V	CMOS input pin
"H" level input voltage	V <sub>IHS</sub>	P10 to P17 P20 to P27 P40 to P46 P60 to P63, RST	Vcc = 3.0 V to 5.5 V	0.8 Vcc	_	Vcc + 0.3	V	CMOS hyster- esis input pin
	VIHM	MD pins	(MB90462)	Vcc - 0.3		Vcc + 0.3	V	MD pin input
	VıL	P00 to P07 P30 to P37 P50 to P57	V <sub>cc</sub> = 4.5 V to 5.5 V (MB90F462)	Vss - 0.3	_	0.3 Vcc	٧	CMOS input pin
"L" level input voltage	VILS	P10 to P17 P20 to P27 P40 to P46 P60 to P63, RST		Vss - 0.3	_	0.2 Vcc	V	CMOS hyster- esis input pin
	VILM	MD pins		Vss - 0.3		Vss + 0.3	V	MD pin input
Input leakage current	I⊫	All input pins	Vcc = 5.5 V, Vss < Vı < Vcc	<b>- 5</b>	_	5	μΑ	
			Vcc = 5.0 V, Internal opera- tion at 16 MHz, Normal operation	_	40	50	mA	
Power supply current*			Vcc = 5.0 V, Internal opera- tion at 16 MHz, When data writ- ten in flash mode programming of erasing	_	45	60	mA	
	Iccs		Vcc = 5.0 V, Internal opera- tion at 16 MHz, In sleep mode	_	15	20	mA	

(Vcc = 5.0 V 
$$\pm$$
 10%, Vss = AVss = 0.0 V, TA = -40 °C to +85 °C)

Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks
Farameter	bol	Fili fiame	Condition	Min	Тур Мах		Ollic	Remarks
Power supply current*	Істѕ	Vcc	Vcc = 5.0 V, Internal opera- tion at 16 MHz, In Timer mode, T <sub>A</sub> = 25 °C		2.5	5.0	mA	
	Іссн		In stop mode, T <sub>A</sub> = 25 °C	_	5	20	μА	
Input capacitance	Cin	Except AVcc, AVss, C, Vcc and Vss	_	_	10	80	pF	
Pull-up resistance	Rup	P00 to P07 P10 to P17 RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2	_	25	50	100	kΩ	

<sup>\*:</sup> The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.

## 4. AC Characteristics


## (1) Clock Timings


$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$$


Parameter	Symbol	Pin		Value		Unit	Remarks
raiailletei	Syllibol	name	Min	Тур	Max	Oilit	Remarks
Clock frequency	fc	X0, X1	3	_	16	MHz	Crystal oscillator
Clock frequency	IC IC	Λυ, Λι	3	_	32	IVIIIZ	External clock *2
Clock cycle time	<b>t</b> HCYL	X0, X1	62.5	_	333	ns	
Frequency fluctuation rate locked*1	Δf	_	_	_	5	%	
Input clock pulse width	Pwh PwL	X0	10	_	_	ns	Recommened duty ratio of 30% to 70%
Input clock rise/fall time	tcr tcf	X0	_	_	5	ns	External clock operation
Internal operating clock	fсР	_	1.5	_	16	MHz	Main clock operation
Internal operating clock cycle time	<b>t</b> cp	_	62.5		666	ns	Main clock operation


<sup>\*1 :</sup> The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.

\*2 : Internal operating clock frequency must not be over 16 MHz.










Relationship between oscillating frequency and internal operating clock frequency



The AC ratings are measured for the following measurement reference voltages


# Input signal waveform Hysteresis Input Pin Output Pin Output Pin 2.4 V O.8 Vcc O.7 Vcc O.3 Vcc O.3 Vcc O.3 Vcc O.3 Vcc O.4 Vcc O.5 Vcc O.5 Vcc O.5 Vcc O.7 Vcc

## (2) Reset Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ TA} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$ 

Parameter	Symbol Pin		Condition	Value		Units	Remarks	
rarameter	Syllibol	FIII	Condition	Min	Max	Uiilis	Kemarks	
Reset input time	<b>t</b> RSTL	RST	_	4 tcp	_	ns	Under normal operation	
				Oscillation time of oscillator + 4 tcp*		ms	In stop mode	

 $^{\star}$ : Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between handreds  $\mu s$  to several ms. In the external clock, the oscillation time is 0 ms.



## (3) Power-on Reset


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition -	Va	lue	Unit	Remarks	
Farameter	Syllibol	Fili lialile	Condition	Min	Max	Oilit		
Power supply rising time	<b>t</b> R	Vcc		0.05	30	ms		
Power supply cut-off time	toff	Vcc	_	4		ms	Due to repeated operations	

Note: Vcc must be kept lower than 0.2 V before power-on.

The above values are used for causing a power-on reset.


Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn the power supply using the above values.



Sudden changes in the power supply voltage may cause a power-on reset.

To change the power supply voltage while the device is in operation, it is recommended to raise the voltage smoothly to suppress fluctuations as shown below.

In this case, change the supply voltage with the PLL clock not used. If the voltage drop is 1 V or fewer per second, however, you can use the PLL clock.



## (4) UART0 to UART1


(Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol Pin name		Condition	Value		Unit	Remarks
raiailletei	Syllibol	Finitianie	Condition	Min	Max	Oilit	Kemarks
Serial clock cycle time	tscyc	SCK0 to SCK1		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV	SCK0 to SCK1 SOT0 to SOT1	$C_L = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of	-80	80	ns	
Valid SIN → SCK ↑	<b>t</b> ıvsh	SCK0 to SCK1 SIN0 to SIN1	internal shift clock mode	100	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> sнıx	SCK0 to SCK1, SIN0 to SIN1		60	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0 to SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK1		4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV		$C_L = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of	_	150	ns	
Valid SIN → SCK ↑	<b>t</b> ıvsh	SCK0 to SCK1, SIN0 to SIN1	external shift clock mode	60		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> shix	SCK0 to SCK1, SIN0 to SIN1		60		ns	

Note: • These are AC ratings in the CLK synchronous mode.

• CL is the load capacitance value connected to pins while testing.


• tcp is machine cycle time (unit : ns) .



### (5) Resources Input Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Cumbal	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Pili liaille		Min	Max		
Input pulse width	tтiwн tтiwL	IN0 to IN3, SNI0 to SNI2 TIN0 to TIN1 PWI0 to PWI1 DTTI0, DTTI1	_	4 tcp	_	ns	



### (6) Trigger Input Timimg

(Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Pin name Condition		Va	lue	Unit	Remarks
raiametei	Зуппоп	riii iiaiiie	Condition	Min	Max	Oilit	iveillai ks
Input pulse width	tтrgн ttrgl	INT0 to INT7	_	5 tcp	_	ns	



### 5. A/D Converter Electrical Characteristics

(3.0 V  $\leq$  AVR - AVss, Vcc = AVcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Doromotor	Sym-	Pin	Value			11	Domonile.
Parameter	bol	name	Min	Тур	Max	Unit	Remarks
Resolution	_		_	10	_	bit	
Tatalannan	_		_	_	±3.0	LSB	For MB90F462, MB90462, MB90467
Total error			_		±5.0	LSB	For MB90V460
Non-linear error	_		_	_	±2.5	LSB	
Differential linearity error		_	_	_	±1.9	LSB	
Zero transition	Vот	AN0 to	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	For MB90F462, MB90462, MB90467
voltage	VOI	AN7	AVss – 3.5 LSB	AVss + 0.5 LSB	AVss + 4.5 LSB	mV	For MB90V460
Full-scale transition	V <sub>FST</sub>	AN0 to	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	For MB90F462, MB90462, MB90467
voltage	V F51	AN7	AVR – 6.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV	For MB90V460
Conversion time	_	_	6.125	_	1000	μs	Actual value is specified as a sum of values specified in ADCR0 : CT1, CT0 and ADCR0 : ST1, ST0. Be sure that the setting value is greater than the min value
Sampling period	_	_	2	_	_	μs	Actual value is specified in ADCR0: ST1, ST0 bits. Be sure that the setting value is greater than the min value
Analog port input current	lain	AN0 to AN7	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN7	AVss	_	AVR	V	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	V	
Power supply I <sub>A</sub>			_	2.3	6	mA	For MB90F462, MB90462, MB90467
		AVcc	_	2	5	mA	For MB90V460
	I <sub>AH</sub> *		_	_	5	μΑ	*
Reference voltage supply current	IR	AVR	_	140	260	μΑ	For MB90F462, MB90462, MB90467
			_	0.9	1.3	mA	For MB90V460
Cappi, Contoni	I <sub>RH</sub> *	1	_	_	5	μΑ	*
Offset between channels	_	AN0 to AN7	_	_	4	LSB	

<sup>\* :</sup> The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVR = 5.0 V)

#### 6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point

("00 0000 0000"  $\longleftrightarrow$  "000000 0001") with the full-scale transition point


("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the

theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical

value, which includes zero-transition error/full-scale transition error and linearity error.



Total error for digital output N = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

1 LSB = (Theoretical value) 
$$\frac{AVR - AVss}{1024}$$
 [V]


Vor (Theoretical value) = AVss + 0.5 LSB [V]

V<sub>FST</sub> (Theoretical value) = AVR - 1.5 LSB [V]

 $V_{NT}$ : Voltage at a transition of digital output from (N-1) to N

(Continued)

### (Continued)



Linearity error of digital output N = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + V_{OT}\}}{1 \text{ LSB}} \text{[LSB]}$$
Differential linearity error of digital output N = 
$$\frac{V (N+1) + V_{NT}}{1 \text{ LSB}} - 1 \text{ [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{[V]}$$

 $V_{\text{OT}}$ : Voltage at transition of digital output from "000H" to "001H"  $V_{\text{FST}}$ : Voltage at transition of digital output from "3FEH" to "3FFH"


### 7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions.

Output impedance values of the external circuit recommends about 5 k $\Omega$  or lower (sampling period = 2.0  $\mu$ s @machine clock of 16 MHz) .

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient.



#### • Error


The smaller the absolute value of | AVR - AVss |, the greater the error would become relatively.

### 8. Flash Memory Program and Erase Performances


Parameter	Condition		Value		Unit	Remarks	
rarameter	Condition	Min	Тур	Max	Offic	Remarks	
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure	
Chip erase time	$T_A = +25$ °C $V_{CC} = 3.0$ V	_	5	_	s	Excludes 00 H program- ming prior erasure	
Word (16 bit width) programming time		_	16	3,600	μs	Excludes system-level overhead	
Erase/Program cycle	_	10,000	_	_	cycle		

### **■ EXAMPLE CHARACTERISTICS**

• Power Suppy Current of MB90462, MB90467




## • Power Suppy Current of MB90F462





## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB90F462PFM MB90462PFM MB90467PFM	64-pin Plastic LQFP (FPT-64P-M09)	
MB90F462PF MB90462PF MB90467PF	64-pin Plastic QFP (FPT-64P-M06)	
MB90F462P-SH MB90462P-SH MB90467P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	

### **■ PACKAGE DIMENSIONS**







## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street,

San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179 http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0112

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.