

DESCRIPTION

The HY5116100A is the new generation and fast dynamic RAM organized 16,777,216 x 1-bit. The HY5116100A utilizes Hyundai's CMOS silicon gate process technology as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY5116100A to be packaged in standard 24/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of 5V ±10% tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- Low power dissipation
 - Max. battery back-up 3.3mW (L-part)
 - Max. CMOS standby 2.2mW (L-part)
 - 5.5mW
 - Max. TTL standby 11.0mW
 - Max. operating



Speed	Power
50	605mW
60	495mW
70	440mW

- Single power supply of 5V±10%
 - TTL compatible inputs and outputs
 - Fast access and cycle time
- | Speed | t _{TRAC} | t _{CAC} | t _{PC} |
|-------|-------------------|------------------|-----------------|
| 50 | 50ns | 13ns | 35ns |
| 60 | 60ns | 15ns | 40ns |
| 70 | 70ns | 18ns | 45ns |
- Fast page mode operation
 - Multi-bit test capability
 - Read-Modify-Write capability
 - ~~CAS~~-before-RAS, RAS-only, Hidden refresh and Self Refresh capability
 - 4096 refresh cycles / 256ms (SL-part)
 - 4096 refresh cycles / 64ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
A0-A11	Address input
D	Data Input
Q	Data Output
Vcc	Power (+5V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 125	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	1.0	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	Vcc+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE: All Voltage are referenced to Vss.

4675088 0004306 461

DC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
I _{LI}	Input Leakage Current (Any Input Pins)	V _{ss} ≤ V _{IN} ≤ V _{cc} +1.0, All other pins not under test = V _{ss}		-10	10	mA	
I _{LO}	Output Leakage Current (High impedance State)	V _{ss} ≤ V _{OUT} ≤ V _{CC} RAS & CAS at V _{IH}		-10	10	μA	
I _{CC1}	V _{CC} Supply Current, Operating	t _{RC} = t _{RC} (min.)	50 60 70	- - -	110 90 80	mA	1,2,3
I _{CC2}	V _{CC} Supply Current, TTL Standby	RAS & CAS at V _{IH} (min.), other inputs ≥ V _{SS}		-	2	mA	
I _{CC3}	V _{CC} Supply Current, RAS-only refresh	t _{RC} = t _{RC} (min.)	50 60 70	- - -	110 90 80	mA	1,3
I _{CC4}	V _{CC} Supply Current, Fast Page mode	t _{PC} = t _{PC} (min.)	50 60 70	- - -	80 70 60	mA	1,2,3
I _{CC5}	V _{CC} Supply Current, CMOS Standby	RAS & CAS ≥ V _{CC} -0.2V	SL-part	- -	1 0.4	mA	5
I _{CC6}	V _{CC} Supply Current, CAS-before- RAS refresh	t _{RC} = t _{RC} (min.)	50 60 70	- - -	110 90 80	mA	1,3
I _{CC7}	V _{CC} Supply Current, Battery Back up (SL-part only)	t _{RC} = 62.5μs, CAS = CBR cycling or 0.2V, WE = V _{CC} -0.2V, A0-A11= V _{CC} -0.2V or 0.2V D= V _{CC} -0.2V,0.2V, or open Q=open	t _{RAS} ≤ 300ns t _{RAS} ≤ 1μs	- -	350 600	μA	1,4,5
I _{CC8}	V _{CC} Supply Current, Self Refresh (SL-part only)	RAS & CAS ≤ 0.2V OE & WE & A0-A11= V _{CC} -0.2V or 0.2V, D=V _{CC} -0.2V,0.2V or open, Q=open			300	μA	5
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5.0mA		2.4	-	V	

NOTE :

1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} and I_{CC7} depend on cycle rates.
2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while RAS=V_{IL} and CAS=V_{IH}.
4. t_{RAS}(max.)=1μs is only applied to refresh of battery backup but t_{RAS}(max.)=10μs is applied to normal functional operation .
5. I_{CC5}(max.) =0.4mA and I_{CC7} are applied to SL-parts only(HY5116100ASLJ, HY5116100ASLT and HY5116100ASLR).

4675088 0004307 3T8

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY5116100AJT/R/SLJ/SLT/SLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	110	-	130	-	155	-	ns	
3	tPC	Fast Page Mode cycle Time	35	-	40	-	45	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write cycle Time	55	-	60	-	70	-	ns	
5	tRAC	Access Time form $\overline{\text{RAS}}$	-	50	-	60	-	70	ns	4,9,10
6	tCAC	Access Time from $\overline{\text{CAS}}$	-	13	-	15	-	18	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,10
8	tCPA	Access Time from $\overline{\text{CAS}}$ Precharge	-	30	-	35	-	40	ns	4
9	tCLZ	$\overline{\text{CAS}}$ to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	10	0	13	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	$\overline{\text{RAS}}$ Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	$\overline{\text{RAS}}$ Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	$\overline{\text{RAS}}$ Hold Time	13	-	15	-	18	-	ns	
16	tCSH	$\overline{\text{CAS}}$ Hold Time	50	-	60	-	70	-	ns	
17	tCAS	$\overline{\text{CAS}}$ Pulse width	13	10K	15	10K	18	10K	ns	
18	tRCD	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay	13	37	20	45	20	52	ns	9
19	tRAD	$\overline{\text{RAS}}$ to Column Address Delay Time	13	25	15	30	15	35	ns	10
20	tCRP	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
21	tCP	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	10	-	ns	
26	tAR	Column Address Hold Time from $\overline{\text{RAS}}$	45	-	50	-	55	-	ns	
27	tRAL	Column Address to $\overline{\text{RAS}}$ Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
32	tWCR	Write Command Hold Time from $\overline{\text{RAS}}$	50	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to $\overline{\text{RAS}}$ Lead Time	13	-	15	-	18	-	ns	
35	tCWL	Write Command to $\overline{\text{CAS}}$ Lead Time	13	-	15	-	18	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-In Hold Time Referenced to $\overline{\text{RAS}}$	50	-	55	-	60	-	ns	
39	tREF	Refresh Period (2048 cycles)	-	64	-	64	-	64	ms	12
		SL-part	-	256	-	256	-	256	ms	11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

4675088 0004308 234

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY5116100AJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	13	-	15	-	18	-	ns	8
42	tRWd	RAS to WE Delay Time	50	-	60	-	70	-	ns	8
43	tAWd	Column Address to WE Delay Time	25	-	30	-	35	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	15	-	15	-	ns	
46	tRPC	RAS to CAS Precharge Time	0	-	5	-	5	-	ns	
47	tCPT	CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
48	tCPWD	WE Delay Time from CAS Precharge	30	-	35	-	40	-	ns	
49	tRHCP	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	8
50	tWRP	WE to RAS Precharge Time(CBR Cycle)	10	-	10	-	10	-	ns	
51	tWRH	WE to RAS Hold Time(CBR Cycle)	10	-	10	-	10	-	ns	
52	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
53	tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
54	tRASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	ms	
55	tRPS	RAS Precharge Time (Self Refresh)	120	-	130	-	150	-	ns	
56	tCHS	CAS Hold Time (Self Refresh)	- 50	-	- 50	-	- 50	-	ns	

4675088 0004309 170

AC CHARACTERISTICS IN TEST MODE

NOTE 13

#	SYMBOL	PARAMETER	HY5116100AJ/T/R/SLJ/SLT/SLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	95	-	115	-	135	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	115	-	135	-	160	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	60	-	65	-	75	-	ns	
5	tRAC	Access Time from RAS	-	55	-	65	-	75	ns	4,9,10
6	tCAC	Access Time from CAS	-	20	-	20	-	23	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4
13	tRAS	RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	55	200K	65	200K	75	200K	ns	
15	tRSH	RAS Hold Time	18	-	20	-	23	-	ns	
16	tGSH	CAS Hold Time	55	-	65	-	75	-	ns	
17	tCAS	CAS Pulse Width	18	10K	20	10K	25	10K	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
41	tCWD	CAS to WE Delay Time	18	-	20	-	23	-	ns	8
42	tRWD	RAS to WE Delay Time	55	-	65	-	75	-	ns	8
43	tAWD	Column Address to WE Delay Time	30	-	35	-	40	-	ns	8

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle before proper device operation is achieved.
2. If $\overline{\text{RAS}}=V_{\text{SS}}$ during power-up, the device could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.
3. $V_{\text{IH}}(\text{min.})$ and $V_{\text{IL}}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\text{IH}}(\text{min.})$ and $V_{\text{IL}}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $V_{\text{OH}}=2.4\text{V}$ and $V_{\text{OL}}=0.4\text{V}$ with a load equivalent to 2 TTL loads and 100pF.
5. $t_{\text{OFF}}(\text{max.})$ and t_{OEZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. t_{WCS} , t_{RWd} , t_{CWD} , t_{AWd} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$, the cycle is an early write cycle and data out put will remain open circuit (high impedance) through the entire cycle. If $t_{\text{RWd}} \geq t_{\text{RWd}}(\text{min.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min.})$, $t_{\text{AWd}} \geq t_{\text{AWd}}(\text{min.})$, and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indetermined.
9. Operation within the $t_{\text{RCD}}(\text{max.})$ limit insures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RCD}}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
10. Operation within the $t_{\text{RAD}}(\text{max.})$ limit insures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RAD}}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max.})$ limit, then access time is controlled by t_{AA} .
11. $t_{\text{REF}}(\text{max.})=256\text{ms}$ is applied to SL-Parts(HY5116100ASLJ, HY5116100ASLT and HY5116100ASLR).
12. A burst of 4096 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 64ms(256ms for SL-part) after exiting self refresh.
13. These specifications are applied to the Test Mode.

CAPACITANCE


($T_{\text{A}}=25^{\circ}\text{C}$, $V_{\text{CC}}=5\text{V} \pm 10\%$, $V_{\text{SS}}=0\text{V}$, $f=1\text{MHZ}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A11, D)	-	5	pF
CIN2	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$)	-	7	pF
CDQ	Data Input/Output Capacitance (Q)	-	7	pF


4675088 0004311 829

TIMING DIAGRAM

READ CYCLE




EARLY WRITE CYCLE




4675088 0004312 765

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




4675088 0004313 6T1

FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




4675088 0004314 538


RAS-ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




4675088 0004316 300

CAS-BEFORE-RAS SELF REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



TEST MODE


The HY5116100A is a DRAM organized 16,777,216 x 1-bit. It is internally organized 1,048,576 x 16-bit. In Test Mode, data are written into 16 sectors (Each is composed of 1M bits) in parallel and retrieved the same way. Column address A0, A1, A10 and A11 are not used. If upon reading, all bits are equal (all "1"s or "0"s), the Q pin indicates a "1". If they are not equal, the Q pin indicates a "0". Belowing shows the timing diagram of the HY5116100A to enter Test Mode. In Test Mode, the 16M x 1DRAM can be tested as if it were a 1M x 1DRAM. **WE**, **CAS**-before-**RAS** cycle (Test Mode In Cycle) puts the HY5116100A into Test Mode and **CAS**-before-**RAS** or **RAS**-only refresh cycle puts it back into Normal Mode. In Test Mode, **WE**, **CAS**-before-**RAS** cycle shall be used for the refresh operation. The Test Mode function reduces test time (1/16 in case of N test pattern).

TEST MODE IN CYCLE




4675088 0004319 01T

BLOCK DIAGRAM IN TEST MODE




PACKAGE INFORMATION

300 mil 24/28 pin Small Outline J-form Package (J)



300 mil 24/28 pin Thin Small Outline Package (T) (R)



4675088 0004321 778

ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY5116100AJ	50/60/70		SOJ
HY5116100ASLJ	50/60/70	SL-part	SOJ
HY5116100AT	50/60/70		TSOP-II
HY5116100ASLT	50/60/70	SL-part	TSOP-II
HY5116100AR	50/60/70		TSOP-II(R)
HY5116100ASLR	50/60/70	SL-part	TSOP-II(R)