

### 3-W High-Voltage Switchmode Regulator

## DESCRIPTION

The Si9102 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a 10 to 120 V unregulated dc power source.


This device may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward).

The Si9102 is available in both standard and lead (Pb)-free 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of - 40 °C to 85 °C.

## FEATURES

- 10 to 120 V Input Range
- Current-Mode Control
- On-chip 200 V, 7  $\Omega$  MOSFET Switch
- SHUTDOWN and RESET
- High Efficiency Operation (> 80 %)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)

## FUNCTIONAL BLOCK DIAGRAM



Note: Figures in parenthesis represent pin numbers for 20-pin package.

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Limit	Unit
<b>Voltages Referenced to - <math>V_{IN}</math> (<math>V_{CC} &lt; +V_{IN} + 0.3\text{ V}</math>)</b>		
$V_{CC}$	15	V
$+V_{IN}$	120	
$V_{DS}$	200	
$I_D$ (Peak) (Note: 300 $\mu\text{s}$ pulse, 2 % duty cycle)	2	A
$I_D$ (rms)	250	mA
Logic Inputs (RESET, SHUTDOWN, OSC IN)	- 0.3 V to $V_{CC} + 0.3\text{ V}$	V
Linear Inputs (FEEDBACK, SOURCE)	- 0.3 to 7	
HV Pre-Regulator Input Current (continuous)	3	mA
Storage Temperature	- 65 to 125	$^{\circ}\text{C}$
Operating Temperature	- 40 to 85	
Junction Temperature ( $T_J$ )	150	
Power Dissipation (Package) <sup>a</sup>	14-Pin Plastic DIP (J Suffix) <sup>b</sup>	mW
	20-Pin PLCC (N Suffix) <sup>c</sup>	
Thermal Impedance ( $\Theta_{JA}$ )	14-Pin Plastic DIP	$^{\circ}\text{C/W}$
	20-Pin PLCC	

Notes:

a. Device Mounted with all leads soldered or welded to PC board.

b. Derate 6 mW/ $^{\circ}\text{C}$  above 25  $^{\circ}\text{C}$ .c. Derate 11.2 mW/ $^{\circ}\text{C}$  above 25  $^{\circ}\text{C}$ .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING RANGE**

Parameter	Limit	Unit
<b>Voltages Referenced to - <math>V_{IN}</math></b>		
$V_{CC}$	9.5 to 13.5	V
$R_{OSC}$	25 k $\Omega$ to 1 M $\Omega$	
Linear Inputs	0 to 7	V
$+V_{IN}$	10 to 120	V
$f_{OSC}$	40 kHz to 1 MHz	
Digital Inputs	0 to $V_{CC}$	

**SPECIFICATIONS<sup>a</sup>**

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = - V <sub>IN</sub> = 0 V V <sub>CC</sub> = 10 V, + V <sub>IN</sub> = 48 V R <sub>BIAS</sub> = 390 kΩ, R <sub>OSC</sub> = 330 kΩ	Temp <sup>b</sup>	Limits D Suffix - 40 to 85 °C			Unit
				Min <sup>d</sup>	Typ <sup>c</sup>	Max <sup>d</sup>	
Reference							
Output Voltage	V <sub>R</sub>	OSC IN = - V <sub>IN</sub> (OSC Disabled) R <sub>L</sub> = 10 MΩ	Room Full	3.92 3.86	4.0	4.08 4.14	V
Output Impedance <sup>e</sup>	Z <sub>OUT</sub>		Room	15	30	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	V <sub>REF</sub> = - V <sub>IN</sub>	Room	70	100	130	μA
Temperature Stability <sup>e</sup>	T <sub>REF</sub>		Full		0.5	1.0	mV/°C
Oscillator							
Maximum Frequency <sup>e</sup>	f <sub>MAX</sub>	R <sub>OSC</sub> = 0	Room	1	3		MHz
Initial Accuracy	f <sub>OSC</sub>	R <sub>OSC</sub> = 330 kΩ <sup>g</sup>	Room	80	100	120	kHz
		R <sub>OSC</sub> = 150 kΩ <sup>g</sup>	Room	160	200	240	
Voltage Stability	Δf/f	Δf/f = f(13.5 V) - f(9.5 V)/f(9.5 V)	Room		10	15	%
Temperature Coefficient <sup>e</sup>	T <sub>OSC</sub>		Full		200	500	ppm/°C

**SPECIFICATIONS<sup>a</sup>**

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = - V <sub>IN</sub> = 0 V V <sub>CC</sub> = 10 V, + V <sub>IN</sub> = 48 V R <sub>BIAS</sub> = 390 kΩ, R <sub>OSC</sub> = 330 kΩ	Temp <sup>b</sup>	Limits D Suffix - 40 to 85 °C			Unit
				Min <sup>d</sup>	Typ <sup>c</sup>	Max <sup>d</sup>	
Error Amplifier							
Feedback Input Voltage	V <sub>FB</sub>	FB Tied to COMP OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room	3.96	4.00	4.04	V
Input BIAS Current	I <sub>FB</sub>	OSC IN = - V <sub>IN</sub> , V <sub>FB</sub> = 4 V, OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room		25	500	nA
Open Loop Voltage Gain <sup>e</sup>	A <sub>VOL</sub>		Room	60	80		dB
Unity Gain Bandwidth <sup>e</sup>	BW		Room	0.7	1		MHz
Dynamic Output Impedance <sup>e</sup>	Z <sub>OUT</sub>		Room		1000	2000	Ω
Output Current	I <sub>OUT</sub>	Source (V <sub>FB</sub> = 3.4 V)	Room		- 2.0	- 1.4	mA
Input OFFSET Voltage	V <sub>OS</sub>	OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room		± 15	± 40	mV
Output Current	I <sub>OUT</sub>	Sink (V <sub>FB</sub> = 4.5 V)	Room	0.12	0.15		mA
Power Supply Rejection	PSRR	9.5 V ≤ V <sub>CC</sub> ≤ 13.5 V	Room	50	70		dB
Current Limit							
Threshold Voltage	V <sub>SOURCE</sub>	R <sub>L</sub> = 100 Ω from DRAIN to V <sub>CC</sub> V <sub>FB</sub> = 0 V	Room	1.0	1.2	1.4	V
Delay to Output <sup>e</sup>	t <sub>d</sub>	R <sub>L</sub> = 100 Ω from DRAIN to V <sub>CC</sub> V <sub>SOURCE</sub> = 1.5 V, See Figure 1	Room		100	200	ns
Pre-Regulator/Start-Up							
Input Voltage	+ V <sub>IN</sub>	I <sub>IN</sub> = 10 μA	Room			120	V
Input Leakage Current	+ I <sub>IN</sub>	V <sub>CC</sub> ≥ 10 V	Room			10	μA
Pre-Regulator Start-Up Current	I <sub>START</sub>	Pulse Width ≤ 300 μs, V <sub>CC</sub> = 7 V	Room	8	15		mA
V <sub>CC</sub> Pre-Regulator Turn-Off Threshold Voltage	V <sub>REG</sub>	I <sub>PRE-REGULATOR</sub> = 10 μA	Room	7.8	9.4	9.7	V
Undervoltage Lockout	V <sub>UVLO</sub>	R <sub>L</sub> = 100 Ω from DRAIN to V <sub>CC</sub> See Detailed Description	Room	7.0	8.8	9.2	
V <sub>REG</sub> , - V <sub>UVLO</sub>	V <sub>DELTA</sub>		Room	0.3	0.6		
Supply							
Supply Current	I <sub>CC</sub>		Room	0.45	0.6	1.0	mA
Bias Current	I <sub>BIAS</sub>		Room	10	15	20	μA
Logic							
SHUTDOWN Delay <sup>e</sup>	t <sub>SD</sub>	V <sub>SOURCE</sub> = - V <sub>IN</sub> , See Figure 2	Room		50	100	ns
SHUTDOWN Pulse Width <sup>e</sup>	t <sub>SW</sub>	See Figure 3	Room	50			
RESET Pulse Width <sup>e</sup>	t <sub>RW</sub>		Room	50			
Latching Pulse Width <sup>e</sup> SHUTDOWN and RESET Low	t <sub>LW</sub>		Room	25			
Input Low Voltage	V <sub>IL</sub>		Room			2.0	V
Input High Voltage	V <sub>IH</sub>		Room	8.0			
Input Current Input Voltage High	I <sub>IH</sub>	V <sub>IN</sub> = 10 V	Room		1	5	μA
Input Current Input Voltage Low	I <sub>IL</sub>	V <sub>IN</sub> = 0 V	Room	- 35	- 25		
MOSFET Switch							
Breakdown Voltage	V <sub>BR(DSS)</sub>	I <sub>DRAIN</sub> = 100 μA	Full	200	220		V
Drain-Source On Resistance <sup>f</sup>	r <sub>DS(on)</sub>	I <sub>DRAIN</sub> = 100 mA	Room			7	Ω
Drain Off Leakage Current	I <sub>DSS</sub>	V <sub>DRAIN</sub> = 100 V	Room		5	10	μA
Drain Capacitance	C <sub>DS</sub>		Room		35		pF

Notes:

a. Refer to PROCESS OPTION FLOWCHART for additional information.

b. Room = 25 °C, Full = as determined by the operating temperature suffix.

c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

e. Guaranteed by design, not subject to production test.

f. Temperature coefficient of  $r_{DS(on)}$  is 0.75 % per °C, typical.g.  $C_{STRAY}$  Pin 8 =  $\leq 5$  pF.

## TIMING WAVEFORMS




Figure 1.




Figure 2.







Figure 3.


## TYPICAL CHARACTERISTICS

Figure 4. +V<sub>IN</sub> vs. +I<sub>IN</sub> at Start-UpFigure 5. Output Switching Frequency  
vs. Oscillator Resistance

## PIN CONFIGURATIONS

**PDIP-14**


Top View

**PLCC-20**


Top View

## PIN DESCRIPTION

Function	Pin	
	14-Pin DIP	20-Pin PLCC*
BIAS	1	2
+ V <sub>IN</sub>	2	3
DRAIN	3	5
SOURCE	4	7
- V <sub>IN</sub>	5	8
V <sub>CC</sub>	6	9
OSC OUT	7	10
OSC IN	8	11
DISCHARGE	9	12
V <sub>REF</sub>	10	14
SHUTDOWN	11	16
RESET	12	17
COMP	13	18
FB	14	20

\*Pins 1, 4, 6, 13, 15, and 19 = N/C

## ORDERING INFORMATION

Standard Part Number	Lead (Pb)-free Part Number	Temperature Range	Package
Si9102DJ02	Si9102DJ02-E3	- 40 to 85 °C	PDIP-14
Si9102DN02	Si9102DN02-E3		PLCC-20
Si9102DN02-T1 (With Tape and Reel)	Si9102DN02-T1-E3 (With Tape and Reel)		

## DETAIL DESCRIPTION

### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, + V<sub>IN</sub> will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between + V<sub>IN</sub> and V<sub>CC</sub>. This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V<sub>CC</sub> pin. The constant current is disabled when V<sub>CC</sub> exceeds 9.4 V. If V<sub>CC</sub> is not forced to exceed the 9.4 V threshold, then V<sub>CC</sub> will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V<sub>CC</sub> exceeds the undervoltage lockout threshold (typically 8.8 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V<sub>CC</sub> such that the constant current source is always disabled.

**Note:** During start-up or when V<sub>CC</sub> drops below 9.4 V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48 V input, approximately 1 W). Excessive start-up time caused by external loading of the V<sub>CC</sub> supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

## DETAIL DESCRIPTION

### BIAS

To properly set the bias for the Si9102, a 390 k $\Omega$  resistor should be tied from BIAS to  $-V_{IN}$ . This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu$ A.

### Reference Section

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within  $\pm 1\%$  of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

### Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $V_{REF}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

### Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC in and OSC out pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to  $-V_{IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.



Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5 V pulse amplitude and 0.5  $\mu$ s pulse width, typical values would be 100 pF in series with 3 k $\Omega$  to OSC IN.

### SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.


Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

**Table 1.** Truth Table for the SHUTDOWN and RESET Pins

<u>SHUTDOWN</u>	RESET	Output
H	H	Normal Operation
H		Normal Operation (No Change)
L	H	Off (Not Latched)
L	L	Off (Latched)
	L	Off (Latched, No Change)

### Output Switch

The output switch is a 7  $\Omega$ , 200 V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9102 is connected internally to  $-V_{IN}$  and is independent of the SOURCE.

**APPLICATIONS**


**Figure 6. Flyback Converter for Double Battery Telecommunications Power Supplies**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70001>.



### Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.