HD6305Y1,HD63A05Y1,HD63B05Y1—HD6305Y2,HD63A05Y2,HD63B05Y2 CMOS MCU (Microcomputer Unit)

The HD6305Y1 and the HD6305Y2 are CMOS 8-bit single chip microcomputers. A CPU, a clock generator, a 256 byte RAM, I/O terminals, two timers and a serial communication interface (SCI) are built in both chip of the HD6305Y1 and the HD6305Y2. Their memory spaces are expandable to 16k bytes externally.


The HD6305Y1 and the HD6305Y2 have the same functions as the HD6305Y0's except for the number of I/O terminals. The HD6305Y1 has 7872 byte ROM and its memory space is expandable to 8k bytes externally. The HD6305Y2 is a microcomputer unit which includes no ROM and its memory space is expandable to 16k bytes externally.

HARDWARE FEATURES

- 8-bit based MCU
- 7872 bytes of internal ROM (HD6305Y1)
 No internal ROM (HD6305Y2)
- 256 bytes of RAM
- · A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
- 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
- 15-bit timer (commonly used with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock).
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
 - Wait . . . In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
 - Stop În îthis mode, the clock stops but the RAM data, I/O status and registers are held.
 - Standby. In this mode, the clock stops, the RAM data is held, and the other internal condition is
- . Minimum instruction cycle time
 - HD6305Y1/Y2 . . 1 μ s (f = 1 MHz) - HD63A05Y1/Y2 . . 0.67 μ s (f = 1.5 MHz)
 - HD63B05 \hat{Y} 1/Y2 . 0.5 μ s (f = 2 MHz)
- Wide operating range
 - $V_{CC} = 3 \text{ to } 6V \text{ (f = 0.1 to 0.5 MHz)}$
- HD6305Y1/Y2 ... $f = 0.1 \text{ to } 1 \text{ MHz} \text{ (VCC} = 5V \pm 10\%)$
- HD63A05Y1/Y2.. f = 0.1 to 1.5 MHz ($V_{CC} = 5V \pm 10\%$)
- HD63B05Y1/Y2.. f = 0.1 to 2 MHz (V_{CC} = 5V ± 10%)
- System development fully supported by an evaluation kit

■ SOFTWARE FEATURES

- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for 192 byte RAM bits within page 0 and all I/O terminals)
- · A variety of interrupt operations
- Index addressing mode useful for table processing
- · A variety of conditional branch instructions
- Ten powerful addressing modes



- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set


■ PIN ARRANGEMENT


 HD6305Y1P, HD63A05Y1P, HD63B05Y1P, HD6305Y2P, HD63A05Y2P, HD63B05Y2P

V_{SS} [] 64 DATA 63 DATA INT 3 52 DATA 61 DATA 3 STBY 4 XTAL 5 60 DATA 59 DATAS EXTAL 6 58 DATA 6 NUM 🖂 57 DATA TIMER 🖺 **56** € 55 R/W 54 ADR. 53 ADR 12 52 ADRu A 3 🗓 51 ADR 10 50 ADR A , [15 49 ADR A 0 [16 B 7 [17 4B ADR 42 ADR B. 118 45 ADR B₅ [19 8₄ 20 45 ADR B 3 21 44 ADR 44 ADR;
43 ADR;
44 ADR;
47 ADR;
48 D;
50 D;/INT;
50 D;
50 D; в, 22 в 23 B₀ 24 C₇/Tx 25 C₆/Rx 25 C./CK 27 C 20 C. 31 Co 32

(Top View)

 HD6305Y1F, HD63A05Y1F, HD63B05Y1F, HD6305Y2F, HD63A05Y2F, HD63B05Y2F





ABSOLUTE MAXIMUM RATINGS

İtem	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 ~ +7.0	v
Input Voltage	Vin	-0.3 ~ V _{CC} + 0.3	V
Operating Temperature	Topr	0~+70	°c
Storage Temperature	T _{stg}	-55 ~ +1 5 0	°c

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in}, V_{out}; V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = GND, Ta = 0 ~ +70°C, unless otherwise noted.)

	item	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5		V _{cc} +0.3	
Input "High" Voltage	EXTAL	V _{IH}		V _{CC} x0.7	_	V _{CC} +0.3	٧
	Other Inputs			2.0		V _{CC} +0.3	<u> </u>
Input "Low" Voltage	All Inputs	VIL		-0.3	_	0.8	V _
0	AU 0	<u> </u>	I _{OH} ≃ -200μA	2.4	_	<u> </u>	>
Output "High" Voltage	All Outputs	V _{он}	I _{OH} = -10μA	V _{cc} -0.7			
Output "Low" Voltage	All Outputs	Vol	t _{OL} = 1.6mA			0.55	
Input Leakage Current	TIMER, INT, D ₁ ~ D ₇ , STBY	Hiel		-	_	1.0	μА
Three-state Current	$A_0 \sim A_7$, $B_0 \sim B_7$, $C_0 \sim C_7$, $ADR_0 \sim ADR_{13}^*$, $DATA_0 \sim DATA_7$, E^* , R/W^*	I _{TSi}	$Vin = 0.5 \sim V_{CC} - 0.5$	_	_	1.0	μΑ
	Operating			_	5	10	mA
	Wait		f = 1MHz***	_	2	5	mA
Current Dissipation**	Stop	l cc	1 - 11411-17	-	2	10	μА
	Standby			_	2	10	μΑ
Input Capacitance	All Terminals	Cin	f = 1MHz, Vin = 0V	_		12	ρF

^{**} All output and RES terminal are open, and ponetrate current of input are not included. (V_{IH} min = V_{CC} - 1.0V, V_{IL} max = 0.8V)

** The value at f = xMHz is given by using.

I_{CC} (f = xMHz) * I_{CC} (f = 1MHz) x x

Item

AC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = GND, Ta = 0 ~ +70°C, unless otherwise noted.)

Symbol

Test

	•	Condition	min	typ	max	min	typ	max	min	typ	max	
Cycle Time	t _{cyc}		1	-	10	0.666		10	0.5	_	10	μs
Enable Rise Time	ter	7	_	1	20			20	_	_	20	ns_
Enable Fall Time	t _{Ef}	1	_	-	20	[_ [_	20	-	–	20_	ns
Enable Pulse Width("High" Level)	PWEH	1 1	450	_	_	300			220	_		ns
Enable Pulse Width("Low" Level)	PWEL	Ī	450	_	_	300	-	-	220	_		ns
Address Delay Time	t _{AD}	Fig. 1	_	_	250	-	_	190	_		180	ns
Address Hold Time	t _{AH}	1	40		_	30	_	_	20		<u>-</u> _	ns
Data Delay Time	tow				200		_	160	-		120	ns
Data Hold Time (Write)	t _{HW}] [40	-	_	30		_	20	_		ns
Data Set up Time (Read)	tosa	1 1	80	_		60		-	50	-		ns
Data Hold Time (Read)	tHR	1	0	_		0	_	_	0			

HD6305Y1/Y2

HD63A05Y1/Y2

HD63B05Y1/Y2

Unit

, PORT TIMING ($V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = GND$, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

Symbol	Lest	HU	03U5 Y	I/Y Z	HD6	3AU5Y	1/Y2	i HD6	3805Y	1/Y2	Unit
7,111,001	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
teps	F:- 3	200	_	-	200	-	-	200	_	-	ns
t _{PDH}	- Fig. 2	200	_	_	200	_	_	200	_	_	ns
t _{PDW}	Fig. 3	₩	_	300	-	_	300	-	_	300	ns
	[†] PDH	tens Fig. 2	teds Fig. 2 200	Symbol Condition min typ t _{PDS} Fig. 2 200 — t _{PDH} 200 —	tended Condition min typ max tended Fig. 2 200 — —	Symbol Condition min typ max min tpDs Fig. 2 200 — — 200 tpDH 200 — — 200	tpDs Fig. 2 200 — — 200 — tpDH TeDH — — — — — —	Symbol Condition min typ max min typ max tpDs Fig. 2 200 — — 200 — — tpDH 200 — — 200 — —	Symbol Condition min typ max min typ max min typ max min tpDs Fig. 2 200 - - 200 - - 200 tpDH 200 - - 200 - - 200	Symbol Condition min typ max min typ max min typ tpDs Fig. 2 200 — — 200 — — 200 — tpDH 200 — — 200 — — 200 —	Symbol Condition min typ max min typ max min typ max min typ max tpDs Fig. 2 200 - - 200 - - 200 -

• CONTROL SIGNAL TIMING (V_{CC} = 5.0V ±10%, V_{SS} = GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Symbol Test		HD6305Y1/Y2			HD63A05Y1/Y2			HD63B05Y1/Y2		
	3,111001	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
INT Pulse Width	t _{tWL}		t _{cyc} +250	-	_	t _{cyc} +200	-	-	tcyc +200	-	-	ns
INT ₂ Pulse Width	t _{IWL2}		t _{cyc} +250	_	_	t _{cyc} +200		_	t _{cyc} +200	_	_	ns
RES Pulse Width	tRWL		5	_	_	5			5	_	_	t _{cyc}
Control Set-up Time	t _{CS}	Fig. 5	250	_	-	250	_	i –	250			ns
Timer Pulse Width	t _{TWL}		t _{cyc} +250	-		t _{cyc} +200	_	_	t _{cyc} +200		_	ns
Oscillation Start Time (Crystal)	tosc	Fig.5, Fig.20*	_	_	20	-	_	20	_	_	20	ms
Reset Delay Time	tRHL	Fig. 19	80	_	_	80		<u> </u>	80	_	_	ms

[•] C_L = 22pF \pm 20%, R_s = 60Ω max.

$_{\odot}$ SCI TIMING (V_{CC} = 5.0V±10%, V_{SS}= GND, Ta = 0 \sim +70°C, unless otherwise noted.)

Item	Symbol	Test				HD63A05Y1/Y2			HD6	Unit		
Ê		Condition	min	typ	max	min	typ	max	min	typ	max	Uiiit
Clock Cycle	1 _{Scyc}		1	_	32768	0.67	_	21845	0.5	_	16384	μs
Data Output Delay Time	tTXD	Fig. 6,	_	_	250	_	_	250	_		250	ns
Data Set-up Time	tsrx	Fig. 7	200	-	_	200			200			ns
Data Hold Time	thex] 1	100	-	T - 1	100	_	-	100	_		ns






Figure 4 Interrupt Sequence








Figure 8 Test Load

by the probe, etc. 2. All diodes are 1S2074 (H)

 DESCRIPTION OF TERMINAL FUNCTIONS The input and output signals of the MCU are described here.

V_{CC}, V_{SS} Voltage is applied to the MCU through these two terminals.

 V_{CC} is 5.0V ± 10%, while V_{SS} is grounded. • INT, INT2

External interrupt request inputs to the MCU. For details,

refer to "INTERRUPT". The INT₂ terminal is also used as the port D₆ terminal. XTAL, EXTAL These terminals provide input to the on-chip clock circuit.

A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

 TIMER This is an input terminal for event counter. Refer to "TIMER" for details.

- RES Used to reset the MCU. Refer to "RESET" for details.

NUM

HD6305Y1, this terminal should be connected to V_{CC} through $10k\Omega$ resistance. In case of the HD6305Y2, this terminal should be connected to VSS. • Enable (E)

This terminal is not for user application. In case of the

This output terminal supplies E clock. Output is a singlephase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90pF condenser.

 Read/Write (R/W) This TTL compatible output signal indicates to peripheral and memory devices whether MCU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

Data Bus (DATA₀ ~ DATA₇)

This TTL compatible three-state buffer can drive one TTL load and 90pF.

 Address Bus (ADR₀ ~ ADR₁₃) Each terminal is TTL compatible and can drive one TTL

load and 90pF. • Input/Output Terminals (A $_0 \sim A_7$, B $_0 \sim B_7$, C $_0 \sim C_7$)

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register.

For details, refer to "I/O PORTS."

• Input Terminals (D: ~ D7)

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, De is also used as INT2. If De is

used as a port, the INT2 interrupt mask bit of the miscellaneous register must be set to "1" to prevent an INT2 interrupt from being accidentally accepted.

STBY

This terminal is used to place the MCU into the standby mode. With STBY at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used 25

ports C5, C6 and C7. For details, refer to "SERIAL COM-MUNICATION INTERFACE." • CK (Cs)

Used to input or output clocks for serial operation.

• Rx (Ca) Used to receive serial data.


• Tx (C7) Used to transmit serial data.

■MEMORY MAP

are stacked.


The memory map of the MCU is shown in Fig. 9. \$0140 ~ \$1FFF of the HD6305Y2 are external addresses. However, care should be taken to assign vector addresses to \$1FF6 7 \$1FFF. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the

program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CC) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL)



* ROM area (\$0140 ~ \$1FFF) in the HD6305Y2 is changed into External Memory Space.

Figure 9 Memory Map of MCU



^{*} In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is an ordinary 8-bit register which holds operands or the result of arithmetic operation or data process-

Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

to 12 levels.

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MCU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the

subroutine can be used up to 31 levels and the interrupt up

Condition Code Register (CC)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CC bits are as follows:

Half Carry (H): Used to indicate that a carry occurred be-

tween bits 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (1): Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant

the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the

Negative (N): Used to indicate that the result of the most recent arithmetic operation, logical operation

or data processing is negative (bit 7 is logic "1").

Used to indicate that the result of the most

recent arithmetic operation, logical operation or data processing is zero.

Carry/ Represents a carry or borrow that occurred

Borrow (C): in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

Zero (Z):

There are six different types of interrupt: external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the INT2 and TIMER or the SCI and TIMER2 generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops

and the then CPU status is saved onto the stack. And then, the interrupt mask bit (1) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	S1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
INT	3	\$1FFA, \$1FFB
TIMER/INT ₂	4	\$1FF8, \$1FF9
SCI/TIMER₂	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart

In the block diagram, both the external interrupts INT and INT2 are edge trigger inputs. At the falling edge of each input, an interrupt request is generated and latched. The INT interrupt request is automatically cleared if jumping is made to the INT processing routine. Meanwhile, the INT2 request is cleared if "O" is written in bit 7 of the miscellaneous register.

For the external interrupts (INT, INT2), internal timer interrupts (TIMER, TIMER2) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The INT2 interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the TIMER2 interrupt by setting bit 4 of the serial status register.

The status of the INT terminal can be tested by a BIL or BIH instruction. The INT falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the INT2 terminal.

Miscellaneous Register (MR; \$000A)

The interrupt vector address for the external interrupt $\overline{INT_2}$ is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the $\overline{INT_2}$ interrupts.

Bit 7 of this register is the INT2 interrupt request flag. When the falling edge is detected at the INT2 terminal, "I" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is INT2 interrupt. Bit 7 can be reset by software.



Bit 6 is the INT2 interrupt mask bit. If this bit is set to "1", then the INT2 interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

#TIMER

Figure 14 shows a MCU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.

When the MCU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.


TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

Timer Control Register (TCR; \$0009)

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).

Timer Control Register (TCR; \$0009)



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediate-, ly after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

Table 2 Clock Source Selection


TCR
Bit 5 Bit 4 Clock input source

0 0 Internal clock E

0 1 E under timer terminal control

No clock input (counting stopped)

Event input from timer terminal



1

1

0

1

Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: $\div 1$, $\div 2$, $\div 4$, $\div 8$, $\div 16$, $\div 32$, $\div 64$ and $\div 128$. After reset, the TCR is set to the $\div 1$ mode.

Table 3 Prescaler Division Ratio Selection

	TCR		
Bit 2	Bit 1	Bit 0	Prescaler division ratio
0	0	0	÷1
0	0	1	÷2
. 0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
<u> </u>	0	1	÷32
1	1	0	÷64
1	1	1	÷128


A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μ s to approx. 32 ms (for oscillation at 4 MHz).

from 1 µs to approx. 32 ms (for oscillation at 4 MHz). The SCI consists of three registers, one octal counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

•SCI Control Register (SCR; \$0010)






Figure 15 SCI Block Diagram

SCR7	C ₇ terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C ₆ terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C _s terminal
0	0	_	Used as I/O terminal (by
0	1		DDR).
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

Bit 7 (SCR7)

When this bit is set, the DDR corresponding to the Cbecomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

Bit 6 (SCR6)

When this bit is set, the DDR corresponding to the Ca becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

Bits 5 and 4 (SCR5, SCR4) These bits are used to select a clock source. After reset. the bits are cleared to "0".

Bits $3 \sim 0$ (SCR3 \sim SCR0)

These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

ec pa	scen	SCB1	CCDO	Transfer	clock rate
3Ch3	CR3 SCR2 SCR1 SCR0 - 0	4.00 MHz	4.194 MHz		
0	0	0	0	1 μs	0.95 μs
0	0	0	1 1	2 μs	1.91 µs
0	0,	1	0	4 μs	3.82 μs
0	0	1	1 1	8 μs	7.64 µs
ł	1	₹	1	≀	}
1	1	1	1	32768 μs	1/32 s

SCI Data Register (SDR; \$0012)

A serial-parallel conversion register that is used for transfer of data.

SCI Status Register (SSR; \$0011)

7	6	5	4	3	2	1	O
SSR7	SSR6	SSR5	SSR4	SSR3	\boxtimes	X	X

Bit 7 (SSR7)

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

Bit 6 (SSR6)

Bit 6 is the TIMER₂ interrupt request bit. TIMER₂ is used commonly with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER2.)

Bit 5 (SSR5) Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "I"

Bit 4 (SSR4)

Bit 4 is the TIMER₂ interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER2 interrupt (SSR6) is masked. When reset, it is set to "1".

Bit 3 (SSR3)

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

Bits $2 \sim 0$

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER ₂ interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled

		_
SSR4	TIMER ₂ interrupt mask	
0	Enabled	
1	Disabled	_

Data Transmission

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C1/Tx terminal, starting with the LSB, synchronously with the

falling edge of the serial clock. (See Fig. 16.) When 8 bit of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C7/Tx terminal. If an external clock source has been selected, the transfer rate determined by hits 0 ~ 3 of the SCI control register is ignored, and the Cs/ CK terminal is set as input. If the internal clock has been selected, the Cs/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.




Figure 16 SCI Timing Chart

Data Reception


By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading subsequent received data. It must be taken after reset and after not reading subsequent received data.)

The data from the C6/Rx terminal is input to the SCI

data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source have been selected, the transfer rate determined by bits 0 ~ 3 of the SCI control register is ignored and the data is received synchronously with the clock from the C_5/\overline{CK} terminal. If the internal clock has been selected, the C₅/CK terminal is set as output and clocks are output at the transfer rate selected by bits 0 ~ 3 of the SCI control register.

• TIMER2

The SCI transfer clock generator can be used as a timer. The clock selected by bits $3 \sim 0$ of the SCI control register (4 μ s ~ approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER2 interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER2 can be used as a reload counter or clock.



- :Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- ②, 🚯 : TIMER2 interrupt request
- 3, 5 : TIMER2 interrupt request bit cleared


TIMER2 is commonly used with the SCI transfer clock generator. If wanting to use TIMER2 independently of the SCI, specify "External" (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If "Internal" is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if "0" is written in the data direction register, and output if "1" is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to "0" and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	Х	3-state	Pin

Figure 17 Input/Output Port Diagram


Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V_{SS} via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

RESET

The MCU can be reset either by external reset input (RES) or power-on reset. (See Fig. 18.) On power up, the reset input must be held "Low" for at least tosc to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the RES input as shown in Fig. 19.



V_{CC} 100kΩ typ RES 2.2μF HD6305Y MCU

Figure 19 Input Reset Delay Circuit

■INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the




Figure 20 Internal Oscillator Circuit

requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 ~ 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21 and 22 illustrate the specifications and typical arrangement of the crystal, respectively.





Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

■LOW POWER DISSIPATION MODE

The HD6305Y has three low power dissipation modes: wait, stop and standby.

• Wait Mode

When WAIT instruction being executed, the MCU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions — the timer and the serial communication interface — stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and 1/0 terminals hold their condition just before entering into the

The escape from this mode can be done by interrupt (INT. TIMER/INT2 or SCI/TIMER2), RES or STBY. The RES resets the MCU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MCU executes the instruction next to the WAIT. If an interrupt other than the INT (i.e., TIMER/INT2 or SCI/TIMER2) is masked by the timer control



register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

Stop Mode

When STOP instruction being executed, MCU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt (INT or INT2), RES or STBY. The RES resets the MCU and the STBY brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the 1 bit of the condition code register, after releasing from the stop mode, the MCU executes the instruction next to the STOP. If the INT2 interrupt is masked by the miscellaneous register, there is no interrupt request to the MCU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active. For restarting by RES, oscillation starts when the RES goes "0" and the CPU restarts when the RES goes "1". The duration of RES="0" must exceed 30 ms to assure stabilized oscillation.

Standby Mode

The MCU enters into the standby mode when the STBY terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing STBY "High". The CPU must be restarted by reset. The timing of input signals

at the RES and STBY terminals is shown in Fig. 2o.

Table 4 lists the status of each parts of the MCU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note)

When I bit of condition code register is "1" and interrupt $(\overline{INT}, TIMER/\overline{INT_2}, SCI/TIMER_2)$ is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts $(\overline{INT}, \overline{INT_2})$ are held at the bit 1 set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.




Figure 23 Wait Mode Flow Chart





Figure 24 Stop Mode Flow Chart

STOP instruction

executed

RES



(b) Restart by Reset

Time required for oscillation to become

stabilized (tosc)

Reset

start

Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MCU in Low Power Dissipation Modes

						Co	ndition			1
	Mode		Start	Oscil- lator	CPU	Timer, Serial	Register	RAM	I/O terminal	Escape
_	WAIT	Soft-	WAIT in- struction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT2, each interrupt request of TIMER, TIMER2, SCI
;	STOP	ware	STOP in- struction	Stop	Stop	Stop	Keep	Кеер	Keep	STBY, RES, INT, INT
	Stand- by	Hard- ware	STBY="Low"	Stop	Stop	Stop	Reset	Кеер	High im- pedance	STBY="High"




Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

BIT MANIPULATION

set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 ~ \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM on page 0, or I/O can be manipulated, the user may use a bit within the RAM on page 0 as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The MCU can use a single instruction (BSET or BCLR) to

The program shown can activate the triac within a time of 10µs from zero-crossing through the use of only 7 bytes on the ROM. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

Figure 28 Example of Bit Manipulation

■ADDRESSING MODES

Ten different addressing modes are available to the MCU.

Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The

effective address (EA) is PC and the operand is fetched from the byte that follows the operation code.

Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. 192 byte RAM and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires a length of 3 bytes.

• Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code. EA = (PC) + 2 + Rel., where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires a length of 2 bytes.

Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires a length of 2 bytes.

Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction must be 3 bytes long.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions should be 3 bytes long. The value of the test bit is written in the carry bit of the condition code register.

Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode should have a length of one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing






Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■INSTRUCTION SET

There are 62 basic instructions available to the HD6305Y MCU. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305Y MCU. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

Control Instructions

The control instructions control the operation of the MCU which is executing a program. See Table $9.\,$

List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305Y MCU in the alphabetical order.

Operation Code Map

Table 11 shows the operation code map for the instructions used on the MCU.

Table 5 Register/Memory Instructions

	1	Ĺ						A	ddr	955 j	ıg M	ode	5												
Operations	Mnemonic	lm	med	iate	-	Dire	c t	E	tend	ded		dex Of		1		xed Mise	•	nde 6-8-	xed Marc	Boolean/ Arithmetic Operation			Cod		1
		OΡ	z	[-	OP	\$	Γ-	OP	#	Τ-	OP	#	Τ-	OF		T-	0	ء ام	~	1	H	1	N	Z	c
Load A from Memory	LDA	A6	2	Z	86	2	3	C6	3	4	F6	1	3	€6	2	4	Ō	6: 3	5	M⊸A	•		Λ	^	
Load X from Memory	LDX	AE	2	2	96	2	3	CE	3	4	FE	7	3	EE	2	. 4	D	E! 3	5	M→X		•	^	,	•
Store A in Memory	STA	~	-	-	B7	2	3	C7	3	4	F7	1	4	E7	, 2	<u>,</u> 4	D	7! 3	5	A→M	•	•	Λ	-	
Store X in Memory	STX			-	BF	2	3	CF	3	4	FF	, 1	4	EF	· 2	. 4	D	F , 3	· 5	X→M			٨	^	
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FÐ	, ,	3	E8	. 2	4	D	B; 3	5	A+MA	1.5		^		i
Add Memory and Carry											1	1		İ			ĺ	Ť	•			 	 		÷
to A	ADC	А9	2	2	89	2	3	Ç9	3	4	F9	1	3	€9	z	4	D	9 3	5	A+M+C-A	1,		_	Α	١.
Subtract Memory	\$UB	AQ	2	2	во	2	3	ço	3	4	FQ	1	3	ΕO	2	. 4	Di	oi 3	5	A-M →A		•	<u></u>	_	
Subtract Memory from		Ì		П						Ť	-		t	\vdash	-		Ť	T		Ţ	Ť		\vdash	t	Ħ
A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	١,	3	, E2	2	4	מ	2 3	5	. A = M = C → A	1.		,	Α	١.
AND Memory to A	AND	Α4	2	2	84	2	3	,C4	3	4	F4	1	3	E4	2	4	0.	1 3	5	A · M A ·	•	•	^	-	-
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	. 4	D	3	5	A+M-A	1 .	•	_	^	†•
Exclusive OR Memory								i			ī	Ì		Τ-	Ī	•	\dagger	Ť	_	1	- 		\vdash	\vdash	Ť
with A	EOR	AΘ	2	2	88	2	3	CB	3	4	F8	1	3	E8	. 2	4	08	₃¦з	5	A+M→A			,	,	
Arithmetic Compare A	1							1		i		_			-		-	1	-		\dashv	1			H
with Memory	CMP	A1	2	2	81	2	3	C1	3	4	FI	1	3	Ę1	2	4	O	ı 3	, 5	A-M			^		5
Arithmetic Compare X	1							i		_	T		Ī	<u> </u>	1	i	T	!				<u> </u>	Н		T
with Memory	CPX	ΑЗ	2	2	В3	2	3	ÇЗ	3	4	F3	1	3	ЕЭ	2	4	D	3 a	5	XM	١.		,	,	,
Bit Test Memory with	1									_				_		1	i	Ť	:	1	<u> </u>	Ė	┌		 -
A (Logical Compare)	ат	A 5	2	2	85	2	3	cs	3	4	F5	1	3	E5	2	4	D£	j 2	5	i , A - M			_	١,	
Jump Unconditional	JMP				ВÇ	2	2	CC	3	3	FC	1	2	EÇ	2	3	DC	3	. 4	!		•	•	•	
Jump to Subroutine	JSR			-	BD	2	5	CD	3	6	FO	7	5	ED	2	5	חם	3	· 8	F		•	•		Ĺ

Symbols: Op = Operation

= Number of bytes = Number of cycles

Table 6 Read/Modify/Write Instructions

	1	L					Ad	dres	sing	Μo	des						:	1				
Operations	Mnemonic	lm	phe	d(A)	lm	plie	d(X)		Dire	ct	i	odex o Of		1		xed Hset)	Boolean/Arithmetic Operation			Cod		1
	1	OP	#	-	OF	#	-	OP	Ξ	-	OP	#	~	OF	=	-	7	. H	. 1	N	Z	T
Increment	INC	4C	1	2	5C	3	2	30	2	5	7C	1	5	. 6C	2	6	A+1-A or X+1-X or M+1-M		•	.^	Α.	Ť,
Decrement	DEC	4A	1	2	5A	1	Z	34	. 2	5	.7A	1	. 5	6A	2	5	. A-1-A or X-1-X or M-1-M	•	•	,	1.	Ť
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7 F	, 1	. 5	6F	2	6	: 00 →A or 00 →X or 00 →M	•	•	٥	1	Ť,
Complement	сом	43	1	2	53	1	2	33	2	5	73	1	. 5	: 63	2	6	A-A or X-X or M-M			^	-	T
Negate		i	<u> </u>		Ì	İ	i					_	<u> </u>	Ţ	1	_	00 - A → A or 00 - X → X	\Box	\vdash		H	t
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00-M-M	•	•	٨	٨	ŀ
Rotate Left Thru Carry	AOL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6		•	•	^	۸	Ī
Rotate Right Thru Carry	ROR	46	t	2	56	1	2	36	2	5	76	1	5	66	2	6		•	•	^	٨	
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	58	2	6	C b. bu	•	•	Λ	٨	
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6	0 - A - X - M - C	•	•	0	^	/
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6		•	•	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	Z	6	Equal to LSL	•	•	Λ	^	_
Test for Negative												_				•					\dashv	r
or Zero	TST	4D	1	2	50	1	2	30	2	4	70	,	4	SD.	,		A-00 or X-00 or M-00			_	۸.	_

Symbols: Op = Operation

* Number of bytes
~ = Number of cycles

Table 7 Branch Instructions

-		Add	essing	Modes		Condition Code							
Operations	Mnemonic		Relativ	/e	Branch Test	,	Con	ditio	n Co	de			
		OP	#	~	1	Н	1	N	Z	С			
Branch Always	BRA	20	2	3	None	•	•	•	•	•			
Branch Never	BRN	21	2	3	None	•	•	•	•	•			
Branch IF Higher	ВНІ	22	2	3	C+Z=0	•	•	•	•				
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	•	•	•	•			
Branch IF Carry Clear	BCC	24	2	3	C=0	•	•	•	•	•			
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•			
Branch IF Carry Set	BCS	25	2	3	C=1	•	•	•	•	•			
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	•	•	•	•			
Branch IF Not Equal	BNE	26	2	3	Z=0	•	•	•	•	•			
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•			
Branch IF Half Carry Clear	ВНСС	28	2	3	H=0	•	•	•	•	•			
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	•	•	•	•			
Branch IF Plus	BPL	2A	2	3	N=O	•	•	•	•	•			
Branch IF Minus	ВМІ	2B	2	3	N = 1	•	•	•	•	•			
Branch IF Interrupt Mask										_			
Bit is Clear	вмс	2C	2	3	1=0	•	•		•	•			
Branch IF Interrupt Mask													
Bit is Set	BMS	2D	2	3	l = 1	•	•	•	•	•			
Branch IF Interrupt Line										-			
is Low	BIL	2E	2	3	INT=0	•	•	•	•	•			
Branch IF Interrupt Line					<u></u>				-				
is High	BIH	2F	2	3	INT = 1	•	•	•	•	•			
Branch to Subroutine	BSR	AD	2	5			•	•	•	•			

Table 8 Bit Manipulation Instructions

			Add	ressi	ng Modes			Boolean/								
Operations	Mnemonic	Bit Set	Bit Test and	Bra	nch		Branch Test	Condition Code								
		OP	#	~	OP	#	~	Operation	1631	Н	ı	N	Z	C		
Branch IF Bit n is set	BRSET n(n=0···7)		_	_	2·n	3	5		Mn = 1	•	•	•	•	ΙΛ.		
Branch IF Bit n is clear	BRCLR n(n=0···7)		_	_	01+2·n	3	5		Mn=0	•	•	•	•	_		
Set Bit n	BSET n(n=07)	10+2-n	2	5	_	_	-	1→Mn		•	•		•	•		
Clear Bit n	BCLR n(n=07)	11+2·n	2	5			_	0→Mn		•	- 1	•		-		

Symbols: Op = Operation # = Number of bytes

Symbols: Op = Operation

= Number of bytes ~ = Number of cycles

 ⁼ Number of bytes
 = Number of cycles

Table 9 Control Instructions

		Addre	essing l	Modes								
Operations	Mnemonic		Implied	<u> </u>	Boolean Operation	Condition Code						
	j	OP	#	~]	Н	1	. N	Z	С		
Transfer A to X	TAX	97	1	2	AX	•	•		•	•		
Transfer X to A	TXA	9F	1	2	X→A	•	•		•	•		
Set Carry Bit	SEC	99	1	1	1→C	•	•	•	•	1		
Clear Carry Bit	CLC	98	1	1	0→C	•	•		•	0		
Set Interrupt Mask Bit	SEI	98	1	2	1-1	•	1	1.	•			
Clear Interrupt Mask Bit	CLI	9A	1	2	01	•	0		•	•		
Software Interrupt	SWI	83	1	10		•	, 1	, •		•		
Return from Subroutine	RTS	81	1	5		•	•	. •	+ •	•		
Return from Interrupt	RTI	80	1	8		1 ?	?	?	. ?	1 ?		
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	•	•	. •	•	•		
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	•	•		•	•		
Decimal Adjust A	DAA	80	1	2	Converts binary add of BCD charcters into BCD formet	•	•	1	IA	∧*		
Stop	STOP	8E	1	4	;	•	٠		•	•		
Wait	WAIT	8F	1	4		•	•	•	. •			

Symbols: Op = Operation

Table 10 Instruction Set (in Alphabetical Order)

Mnemonic		Addressing Modes													
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	C
ADC		×	×	×		×	×	×			Λ			1	Λ
ADD	[×	×	×		×	×	×			7	•	٨	1	^
AND	İ	х	×	×		×	×	×		!	•	•	(1	1.5	•
ASL	×		×			×	×			1	•	•	,	. 🔻	Λ
ASR	×		×			×	×			•	•	•	. 1	İχ	Α
BCC					×						•	•		•	•
BCLR									×				•	•	
BCS					×					•		•	•		
BEQ				1	×					i	•	•	•	. •	•
внсс				†	×					1	•	•	•		
BHCS					×					!	•	•	•	•	•
ВНІ	*······	1			×						•	•	•	•	•
(BHS)	-	1			×					Ī	•	•	•	•	•
BIH					×					Ī	•	•	•	•	•
BIL					×						•	•	٠	•	•
BIT		×	×	×		×	×	×			•	•	,	1	▔
(BLO)	-				×					1	•		•	•	•
8L'S					×				•		•	•	•	•	•
вмс	i				×					;	•	•	•	•	•
вмі					×					<u> </u>	•	•	•	•	•
BMS					×						•	•	•	•	•
BNE			~		×						•	•	•	•	•
BPL					×						•	•	•	•	•
BRA					×						•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

Interrupt Mask

Negative (Sign Bit)

Z Zero

C Carry, Borrow

Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

(to be continued)

^{# =} Number of bytes ~ = Number of cycles

^{*} Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

		Addressing Modes													
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set Clear	Bit Test & Branch	н		N	z	С
BRN					×						•	•	•	•	•
BRCLR										×	•	•	•	•	T .
BRSET										×	•	•	•	•	
BSET				İ	,				×		•	•	•	•	•
BSR					×						•	٠	•	•	•
CLC	×										•	•	•	•	0
CLI	×										•	Ö	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	1	`	1
COM	×	1	×		· · · · · · · · · · · · · · · · · · ·	×	×				•	٠	1	^	1
CPX		×	×	×		×	×	×			•	•	Λ	1	<u> </u>
DAA	×										•	•	٨	٠,	Λ.
DEC	×		×			×	×				•	•	^	1	•
EOR	-	×	×	×		х	×	×			•	•	Λ	٨	•
INC	×		×			×	×			1	•	•	_	N	•
JMP			×	×		×	×	×	-	<u> </u>	•	•	•	•	•
JSR		1	×	×		×	×	×			•	•	•	•	•
LDA		×	×	×		×	×	×			•	•	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	•
LDX	•	×	×	×		×	×	×			•	•	•		•
LSL	×	İ	X			×	×				•	•	Λ	.1.	^
LSR	×		×			×	×				•	•	0	٠,	
NEG	×		×	,		×	×				•	•	Α.	1	1
NOP	×	i									•	•	•	•	•
ORA		×	×	×		×	×	У			•	•	Λ	1	•
ROL	×		×			×	×	i			•	•	\wedge	Α.	7.
ROR	×		×			×	×				•		_	٠,	- ∧
RSP	×										•	•	•	•	•
RTI	×										7	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	٠	Λ.	Ą	Λ.
SEC	×	i									•	٠	•	•	1
SEI	×						· · · · · · · · · · · · · · · · · · ·				•	1	•	•	•
STA		i	×	×		×	×	×			•	•	_		•
STOP	×										•	•	•	•	•
STX			×	×		×	×	×			•	•	Λ,	7.	•
SUB		×	×	×		×	×	×			•	•	Λ.	,	,
SWI	×						İ				•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×	1			•	•	,	7	•
AXT	×							-			•	•	•	•	•
WAIT	×								•		•	•	•	•	•
		·				1	<u>.</u>	i		1	-		لت		

Condition Code Symbols:

Zero

N

Z

н Half Carry (From Bit 3)

Negative (Sign Bit)

¢ Carry Borrow

Interrupt Mask Λ

Test and Set if True, Cleared Otherwise

Not Affected

Load CC Register From Stack

Table 11 Operation Code Map

	Bit Manipulation Branch			Read/Modify/Write Con							ontrol Register/Memory							
	Test &	Set/					Ţ <u>-</u>						Ī	T	í	T	1	-
	Branch	Clear	Rel	DIR	Α	Х	,X1	,xo	IMP	IMP	ІММ	DIR	EXT	,X2	,X1	.xo		
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	←	HIGH
0	BRSETO	BSETO	BRA	T		NEG	1		RTI*		ļ . —		S	UB		4	0	7
1	BRCLRO	8CLR0	BRN		<u></u>						CMP							1
2	BRSET1	BSET1	BHI			-			† <u> </u>		SBC							1
3	BRCLR1	BCLR1	BLS		СОМ					-	CPX						3	١L
4	BRSET2	BSET2	BCC		•	LSR			_	_	AND						4	0 W
5	BRCLR2	BCLR2	BCS		-			_	_	BIT						5	1 **	
6	BRSET3	BSET3	BNE			ROR			-		LDA						6	1
7	BRCLR3	BCLR3	BEQ			ASR			-	TAX.	- STA STA					STA(+1)	7	1
8	BRSET4	BSET4	внсс		L	SL/AS	SL			CLC	<u> </u>						8	Ì
9	BRCLR4	BCLR4	BHCS			ROL			-	SEC	ADC						9	f
Α	BRSET5	BSET5	BPL			DEC		·	-	CLI*	ORA							1
В	BRCLR5	BCLR5	ВМІ						_	SE!*	ADD							İ
C	BRSET6	BSET6	ВМС	Ī		INC			-	RSP.	· - JMP(-1)						С	
D	BRCLR6	BCLR6	BMS	TST(-1)	TST(-1) TST			(-1)	DAA.	NOP	BSR*	JSR	(+2)	JSR	+1}	JSA(+2)	D	1
E	BRSET7	BSET7	BIL	_					STOP*	_	LDX						Ε	İ
F	BRCLR7	BCLR7	BIH	CLR					WAIT*	TXA	STX ST					\$TX(+1)	F	
	3/5	2/5	2/3	2/5	1/2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2 4	1 1		1

(NOTES) 1. "-" is an undefined operation code.

RTI 8 TAX RTS 5 RSP 2 SWI 10 TXA 2 DAA 2 BSR 5 CLI STOP 4 4 SEI 2 WAIT

Additional Instructions

The following new instructions are used on the HD6305Y: DAA Converts the contents of the accumulator into BCD

WAIT Causes the MCU to enter the wait mode. For this mode, see the topic, Wait Mode.

STOP Causes the MCU to enter the stop mode. For this mode, see the topic, Stop Mode.

 PRECAUTION TO PROGRAM TRANSMITTING OR RE-**CEIVING SERIAL DATA**

Be careful that malfunction may occur if SDR (SERIAL DATA REGISTER: \$0012) is read or written during trans-

mitting or receiving serial data.

^{2.} The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles). The number of cycles for the mnemonics asterisked (*) is as follows:

^{3.} The parenthesized numbers must be added to the cycle count of the particular instruction.