



16-BIT MONOLITHIC TRACKING RESOLVER (and LVDT)-TO-DIGITAL CONVERTERS

FEATURES

DESCRIPTION

The RDC-19220 Series are low cost versatile 16-bit monolithic state-of-the-art Resolver(and LVDT)-to-Digital Converters. These single chip converters are available in small 40 pin DDIP, 28 pin DDIP, or 44 pin J-Lead packages and offer programmable features such as resolution, bandwidth, and velocity output scaling.

Resolution programming allows selection of 10-, 12-, 14-, or 16-bit, with accuracies to 2.3 min. This feature combines the high tracking rate of a 10-bit converter with the precision and low speed velocity resolution of a 16-bit converter in one package.

The velocity output (VEL) from the RDC-19220 Series, which can be used to replace a tachometer, is a 4 V signal referenced to ground with a linearity of 0.75% of output voltage. The full scale value of VEL is set by the user with a single resistor.

RDC-19220 Series converters are available with operating temperature ranges of 0° to $+70^{\circ}$ C, -40° to $+85^{\circ}$ C, and -55° to $+125^{\circ}$ C, and military processing is available (consult factory).

APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the RDC-19220 Series converters are ideal for use in modern high performance industrial and military control systems. Typical applications include motor control, radar antenna positioning, machine tool control, robotics, and process control.

- ◆ +5 Volt Only Option
- Only 5 External Passive Components
- Programmable:
 - Resolution: 10-, 12-, 14-, or 16-Bit
 - Bandwidth: to 1200 Hz - Tracking: to 2300 RPS
- Differential Resolver and LVDT Input Modes
- Velocity Output Eliminates Tachometer
- Built-In-Test (BIT) Output, No 180 Hangup
- Small Size: 28 or 40 Pin DDIP or 44 Pin J-Lead Package
- -55° to +125°C Operating Temperature




FIGURE 1. RDC-19220 SERIES BLOCK DIAGRAM

■ 4678769 0009706 838 ■



TABLE 4 DDG 40000 ODE	OLEIO	TIONS		
TABLE 1. RDC-19220 SPE				
i nese specs apply over the	e rated	power supply, temperature,		
and reference frequency ra	inges;	and 10% signal amplitude vari-		
ation & 10% harmonic dist				
PARAMETER	UNIT	VALUE		
RESOLUTION	Bits	10, 12 , 14, or 16		
ACCURACY	Min	8, 4, or 2 + 1 LSB (note 3)		
REPEATABILITY	LSB	1 max		
DIFFERENTIAL LINEARITY	LSB	1 max in the 16th bit		
REFERENCE	İ	(+REF, -REF)		
Туре	i	Differential		
Voltage: differential	l v	±10 max		
single ended	V	±5 max		
overload	V	±25 continuous, 100 transient		
Frequency	Hz	DC to 40,000 (note 4)		
Input Impedance	Ohm	10M min //20 pf		
SIGNAL INPUT		(+S, -S, SIN, +C, -C, COS)		
Type		Resolver, differential,		
VE =		groundbased		
Voltage: operating	Vrms	2 ±15%		
overload	V	±25 continuous		
Input impedance	Ohm			
DIGITAL INPUT/OUTPUT	Ciliti	row milit // ro pr,		
Logic Type		TTI /CMOS compatible		
Inputs		TTL/CMOS compatible Logic 0 = 0.8V max.		
inputs		Logic 1 = 2.0V min.		
		, -		
		Loading =10µa max P.U. current		
		source to +5 V //5pF max. CMOS transient protected		
Inhibit (INH)		Logic 0 inhibits; Data stable		
manon (IIVIII)		,		
Enable Bits 1 to 8 (EM)		within 0.3 µS		
Enable Bits 9 to 16 (EL)		Logic 0 enables; Data stable within 150 nS		
Litable bits 9 to 10 (EL)				
	•	Logic 1 = High Impedance		
Baratakan and Marata		Data High Z within 100 nS		
Resolution and Mode	}	sanda D a Danakukan		
Control(A & B)	Ì	Mode B A Resolution		
(see notes 1 and 2.)	}	resolver 0 0 10 bits		
	ľ	0 1 12 bits		
		1 0 14 bits		
		1 1 10 0115		
		LVDT -5 V 0 8 bits		
		" 0 -5 V 10 bits		
		1 -5 V 12 DITS		
		" -5 V -5 V 14 bits		
Outputs		l		
Parallel Data (1-16)		10, 12, 14, or 16 parallel lines;		
		natural binary angle, positive		
_	1	logic (see note 2)		
Converter Busy (CB)	1	0.25 to 0.75 µs positive pulse		
		leading edge initiates counter		
	1	update.		
Zero Index	(ZI)	Logic 1 at all 0s [ENL to -5 V];		
		LSBs are enabled		
	L			
NOTES: 1. Unused data bits				
2. In LVDT mode, Bit 16 is LSB for 14-Bit resolution				

- In LVDT mode, Bit 16 is LSB for 14-Bit resolution or Bit 12 is LSB for 10-Bit resolution.
- 3. Accuracy in LVDT mode is 0.15% + 1LSB of full scale.
- See text for higher tracking rates and carrier frequencies, which depend on Rs and Rc selection.
- 5. See text, General Setup Considerations.

TABLE 1. RDC-19220 SPE	CIFICA	TIONS	s (co	ntinued)	
PARAMETER	UNIT			ALUE		
DIGITAL INPUT/OUTPUT						
(continued)						
Outputs (continued)						
1 2.52.2. (22.13.13.00.0)						
Built-in-Test (BIT)		Logic	0 for BI	T condition	nn .	
Bank III 1 Got (B11)					th a filter of	
		500 μS, Loss-of-Signal (LOS), of				
				-	. ,	
Drive Canability				ence (LC	<i>л</i> п).	
Drive Capability		50 pF			C A	
		_		_ load, 1.	6 mA at	
İ.			√ max			
ŀ		, ,		L loads,	-0.4 mA	
			8 V min			
				nV max	driving	
	l	CMC				
Ē					ninus 100	
					High Z;	
			//5 pF n			
DYNAMIC	;	(at ma	aximum	bandwid	th)	
CHARACTERISTICS	,		1	4	ı	
Resolution	bits	10	12	_14	16	
Tracking Rate (min)(note 4)	rps	1152	288	72	18	
Bandwidth(Closed Loop)	Hz	1200	1200	600	300	
Ka	1/sec ²	5.7M	5.7M	1.4M	360k	
A1	1/sec	19.5	19.5	4.9	1.2	
A ₂	1/sec	295k	295k	295k	295k	
A	1/sec	2400	2400	1200	600	
В	1/sec	1200	1200		300	
Acceleration (1LSB lag)	deg/s ²	2M	500k	30k	2k	
Settling Time(179° step)	msec	i .	8	20	50	
VELOCITY	111300		<u> </u>		. 50	
CHARACTERISTICS		Į.				
Polarity		Positi	va for in	creasing	angle	
Voltage Range(Full Scale)	v		t nomina		arigie	
Scale Factor Error	%					
Scale Factor TC	PPM/C	100	typ /	20max 200 max		
		l				
Reversal Error	%	0.75		1.3 max		
Linearity	%	0.25	- 1	.50 max		
Zero Offset	mv		typ	10 max		
Zero Offset TC	μV/C	15	typ	30max		
Load	kΩ			8 max		
POWER SUPPLIES		(note	-			
Nominal Voltage	V	+5				
Voltage Range	%	± 5		-20		
Max Volt. w/o Damage	V	+7	-7			
Current	mA	14	typ,22 r	nax	******	
TEMPERATURE RANGE						
Operating		Í				
-30X	°c	0 to +	70			
-20X	°C	-40 to	+85		:	
-10X	l °c	-55 to	+125			
Storage	°c	-65 to	+150			
PHYSICAL						
CHARACTERISTICS		1				
Size: 40 pin DDIP	in	2.0 x t	0.6 x 0.2	(50.8 × 1)	5.24 x 5.08)	
28 pin DDIP	(mm)				15.24 x 5.08)	
44 pin J-Lead	```''			(17.526)		
++ pin o-Lead	†	Plasti				
	 				eramic 24 (6.80)	
Weight: 40 pin DDIP	0.7					
Weight: 40 pin DDIP	OZ (a)	0.21 (
Weight: 40 pin DDIP 28 pin DDIP 44 pin J-Lead	oz (g)	0.21 (0.15 (0.08 ((4.25)	0.	16 (4.54) 065 (1.84)	

THEORY OF OPERATION

The RDC-19220 series of converters are single CMOS custom monolithic chips. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high-performance tracking resolver-to-digital converter. For user flexibility and convenience, the converter bandwidth, dynamics, and velocity scaling are externally set with passive components.

FIGURE 1 is the Functional Block Diagram of RDC-19220 Series. The converter operates with ±5 Vdc power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of two main sections; a converter and a digital Interface. The converter front end consists of sine and cosine differential input amplifiers. These inputs are protected to ± 25 V with 2 k Ω resistors and diode clamps to the ± 5 Vdc supplies. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 16-bit digital angle . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SINθCOSφ -COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic, and capacitors in precision ratios. Note: The transfer function of the CT is normally trigonometric, but in LDVT-mode the transfer function is triangular (linear) and could thereby convert any linear transducer output.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate (67 kHz) to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage

controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above. The settings of the various error processor gains and break frequencies are done with external resistors and capacitors so that the converter loop dynamics can be easily controlled by the user.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Transfer Function Block Diagrams and its Bode Plots (open and closed loop). These are shown in FIGURES 2, 3, and 4. The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient and $A^2 = A_1A_2$ and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod with 2Vrms input)
- Integrator gain = $\frac{C_8F_8}{1.1C_{BW}}$ volts per second per volt




FIGURE 2. TRANSFER FUNCTION BLOCK DIAGRAM #1

4678769 0009708 690



- VCO Gain =
$$\frac{1}{1.25 R_V C_{VCO}}$$
 LSBs per second per volt

where:

 $C_s = 10 pF$

 F_s = 67 kHz when R_S = 30 k Ω F_s = 100 kHz when R_S = 20 k Ω

 $F_s = 134 \text{ kHz}$ when $R_S = 15 \text{ k}\Omega$

 $C_{vco} = 50 pF$

 R_{V} , R_{B} , and C_{BW} are selected by the user to set velocity scaling and bandwidth.




FIGURE 3. TRANSFER FUNCTION BLOCK DIAGRAM #2

GENERAL SETUP CONSIDERATIONS

DDC has external component selection software which considers all the criteria below, and in a simple fashion, asks the key parameters (carrier frequency, resolution, bandwidth, and tracking rate) to derive the external component value.

The following recommendations should be considered when hooking up the RDC-19220 Series R/D converters:

- Power supplies are ±5 Vdc. For lowest noise performance it is recommended that a 10 µF or larger cap be connected from each supply to ground near the converter package.
- Resolver inputs and velocity output are referenced to A GND.
 This pin should be connected to GND near the converter package. Digital currents flowing through ground will not disturb the analog signals.
- 3) The BIT output which is active low is activated by an error of about 100 LSBs. During normal operation for step inputs or on power up a large error can exist. Connecting the BIT output back to the resolution control lines, A and B, which would change the resolution of the converter down, would make the converter settle out faster. The converter bandwidth is independent of the resolution.
- 4) Setup of bandwidth and velocity scaling for the optimized critically damped case should proceed as follows:
 - Select the desired f_{BW}(closed loop), based on overall system dynamics.


Select f_{carrier} ≥ 3.5 f_{BW}

- Compute $R_V = 55k\Omega$ x For the converter max tracking rate value, see the row indicated in Table 3.

Application max rate

- Compute C_{BW}(pf) =
$$\frac{3.2 \text{ x F}_{S} (Hz) \text{ x } 10^{8}}{\text{Rv x } (f_{BW})^{2}}$$

- Where F_S =
$$67$$
 kHz for R_S = 27 k Ω
100 kHz for R_S = 20 k Ω
134 kHz for R_S = 15 k Ω



DDG ILC DATA DEVICE

RDC-19220 SERIES

- Compute
$$R_B = \frac{0.9}{C_{BW} \times f_{BW}}$$

- Compute $\frac{C_{BW}}{10}$

5) Selecting a f_{BW} that is too low relative to the maximum application tracking rate can create a spin-around condition in which the converter never settles. The relationship to insure against spinaround is as follows:

TABLE 2. TRACKING/BW RELATIONSHIP					
RPS (max)/ BW RESOLUTION					
2	10				
0.9	12				
0.35	14				
0.15	16				

6a) For RDC-19222:

When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, a 10 μ F/10 Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal), and a 47 μ F/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.

6b) For RDC-19223:

When using the built-in -5 V inverter: connect pin 2 to 22, pin 10 to 18, a 10 μ F/10 Vdc capacitor from pin 19 (negative terminal) to pin 21 (positive terminal), and a 47 μ F/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.

HIGHER TRACKING RATES AND CARRIER FREQUENCIES.

Tracking rate (nominally 4 V) is limited by two factors: velocity voltage saturation and maximum internal clock rate (nominally 1,333,333 Hz). An understanding of their interaction is essential to extending performance.

The General Setup Considerations section makes note of the selection of R_V for the desired velocity scaling. R_V is the input resistor to an inverting integrator with a 50 pF nominal feedback capacitor. When it integrates to -1.25 V, the converter counts up 1 LSB and when it integrates to +1.25 V, the converter counts down LSB. When a count is taken, a charge is dumped on the capacitor; such that, the voltage on it changes 1.25 V in a direction to bring it to 0 V. The output counts per second per volt input is therefore:

As an example:

Calculate Ry for the maximum counting rate, at a VEL voltage of 4 V.

For a 12-bit converter there are 2^{12} or 4096 counts per rotation. 1,333,333/4096 = 325 rotations per second or 333,333 counts per second per volt.

$$P_V = \frac{1}{(333,333 \times 50pF \times 1.25)} = 48k \text{ ohms}$$

The maximum rate capability of the RDC-19220 is set by Rs. When $R_S=27~k\Omega$ it is nominally 1,333,333 counts/sec, which equates to 325 pps (rotations per second). The converter maximum tracking rate can be increased 50% in the 16- and 14-bit modes and 100% in the 12- and 10-bit modes by increasing the supply current from 12 to 15 mA (by using an $R_C=23~k\Omega$); and by increasing the sampling rate by changing R_S to $20~k\Omega$ for 16- and 14-bit resolution or to 15 $k\Omega$ for 12- and 10-bit resolution. (See TABLE 3.)

The maximum carrier frquency can, in the same way, increase from: 5 to 10 kHz in the 16-bit mode, 7 to 14 kHz in the 14-bit mode, 11 to 32 kHz in the 12-bit mode, and 20 to 40 kHz in the 10-bit mode. (See TABLE 4.)

The maximum tracking rate and carrier frequency for full performance are set by the power supply current control resistor (Rc) per the following tables:

TABLE 3.		TRACK IN RPS		ATE (N	IIN)		
R _C	Rs	F	ESOL	UTION		İ	Depending on the resolu-
		10	12	14	16	į	tion, select one of the val- ues from this row, for use
30k or open	27 k	1152	288	72	18	-	in converter max tracking
23 k	20 k	1728	432	108	27		rate formula. (See pre- vious page for
23 k	15 k	2304	576	*	*		formula.)

*Not recommended

TABLE 4. CARRIER FREQUENCY (MAX) IN KHZ							
Rc	RS RESOLUTION						
		10	12	14	16		
30k or open	27 k	20	11	7	5		
23 k	27 k	24	12	11	7		
23 k	20 k	34	24	14	10		
23 k	15 k	40	32	*	*		

*Not recommended


Carrier frequency should be 1/10, or less, of the sampling frquency in order to have many samples per carrier cycle. The converter will work with reduced quadrature rejection at a carrier frequency up to 1/4 the sampling frequency. Carrier frequency should be at least 3.5 times the BW in order to eliminate the chance of jitter.

REDUCED POWER SUPPLY CURRENTS

When $R_S=27~k\Omega$, and the tracking is not being pushed, power supply current can be cut from 14 to 9 mA by setting $R_C=53~k\Omega$.


TYPICAL INPUTS

FIGURES 5 through 8 illustrate typical input configurations.



- Notes:
 - 1. Resistors selected to limit V_{ref} peak to between 1 V and 4 V.
 - 2. If External Reference LO is grounded, then R3 and R4 are not needed, and -R is connected to GND.

FIGURE 5. TYPICAL HOOK-UP, 2V RESOLVER, DIRECT INPUT




$$\frac{R2}{R1+R2} = \frac{2}{X \text{ Volt}}$$

R1 + R2 should not load the Resolver too much; it is recommended to use a R2 = 10 k.

R1 + R2 Ratio Errors will result in Angular Errors, 2 cycle, 0.1% Ratio Error = 0.029° Peak Error.

FIGURE 6. TYPICAL HOOK-UP, X- VOLT RESOLVER, DIRECT INPUT




 $\frac{Ri}{Rf}$ X 2 Vrms = Resolver L-L rms voltage

Rf≥ 6 kΩ

S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter.

FIGURE 7A. DIFFERENTIAL RESOLVER INPUT




S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter. For DDC-49530: Ri = 70.8 kΩ, 11.8 V input, synchro or resolver. For DDC-49590: Ri = 270 kΩ, 90 V input, synchro or resolver. Maximum addition error is 1 minute.

FIGURE 7B. DIFFERENTIAL RESOLVER INPUT, USING DDC-49530 (11.8 V) OR DDC-49590 (90 V)

4678769 0009712 011






Ri X 2 Vrms = Synchro L-L rms voltage

Rf≥ 6 kΩ

S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded. In both cases the shield should be tied to GND at the con-

FIGURE 8A. SYNCHRO INPUT



S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded. In both cases the shield should be tied to GND at the con-

90 V input = DDC-49590: Ri = 270 k Ω , 90 V input, synchro or resolver. 11.8 V input = DDC-49530: Ri = 70.8 k Ω , 11.8 V input, synchro or resolver.

Maximum addition error is 1 minute.

FIGURE 8B. SYNCHRO INPUT, USING DDC-49530 (11.8 V) OR DDC-49590 (90 V)

4678769 0009713 T58

143

DDC ILC DATA DEVICE CORPORATION®

RDC-19220 SERIES

DC INPUTS

As noted in TABLE 1 the RDC-19220 will accept dc inputs. It is necessary to set the REF input to dc by tying +REF to +5 V and -REF to GND or -5 V.

VELOCITY TRIMMING

RDC-19220 Series specifications for velocity scaling, reversal error, and offset are contained in TABLE 1. Velocity scaling and offset are externally trimmable for applications requiring tighter specifications than those available from the standard unit. FIGURE 9 shows the setup for trimming these parameters with external pots. It should also be noted that when the resolution is changed, VEL Scaling is also changed. Since the VEL output is from an integrator with capacitor feedback, the VEL voltage cannot change instantaneously. Therefore, when changing resolution while moving, there will be a transient with a magnitude proportional to the velocity and a duration determined by the converter bandwidth. This transient does not effect position data.

ADDITIONAL ERROR SOURCES

Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. A digital position error will result due to the interaction of this quadrature voltage and a reference phase shift between the converter signal and reference inputs. The magnitude of this error is given in the following formula:

Magnitude of Error = (Quadrature Voltage/F.S.signal) * tan (α)

Where:

Magnitude of Error is in radians Quadrature Voltage is in volts Full Scale signal is in volts $\alpha = \text{signal}$ to REF phase shift

An example of the magnitude of error is as follows:

Let: Quadrature Voltage = 11.8 mV

Let: F.S. signal = 11.8 V

Let:: $\alpha = 6^\circ$

Then: Magniture of Error = 0.36 min ≡ 1 LSB in the 16th bit. Note: Quadrature is composed of static quadrature which is specified by the synchro or resolver supplier plus the speed voltage which is determined by the following formula:

Speed Voltage=(rotational speed/carrier frequency * F.S.signal

Where:

Speed Voltage is the quadrature due to rotation. Rotation speed is the rps (rotations per second) of the synchro or resolver. Carrier frequency is the REF in Hz.

A circuit to LEAD or LAG the reference into the converter in order to compensate for phase-shift is illustrated in FIGURE 10.






FIGURE 9. VELOCITY TRIMMING





Where φ = desired phase-shift

$$X_c = \frac{1}{2\pi fc}$$

Where f = carrier frequencyWhere c = capacitance

FIGURE 10. PHASE-SHIFT COMPENSATION




LVDT MODE

As shown in TABLE 1 the RDC-19220 Series units can be made to operate as LVDT-to-digital converters by connecting Resolution Control inputs A and B to "0," "1," or the -5 volt supply. In this mode the RDC-19220 Series functions as a ratiometric tracking linear converter. When linear ac inputs are applied from a LVDT the converter operates over one quarter of its range. This results in two less bits of resolution for LVDT mode than are provided in resolver mode.

FIGURE 11B shows a direct LVDT 1 Vrms full scale input. Some LDVT output signals will need to be scaled to be compatible with the converter input. FIGURE 11C is a schematic of an input scaling circuit applicable to 3-wire LVDTs. The value of the scaling constant "a" is selected to provide an input of 2 Vrms at full stroke of the LVDT. The value of scaling constant "b" is selected to provide an input of 1 Vrms at null of the LVDT. Suggested components for implementing the input scaling circuit are a quad op amp, such as a 4741 type, and precision film resistors of 0.1% tolerance. FIGURE 11A illustrates a 2-wire LVDT configuration.

Data output of the RDC-19220 Series is Binary Coded in LVDT mode. The most negative stroke of the LVDT is represented by ALL ZEROS and the most positive stroke of the LVDT is represented by ALL ONES. The most significant 2 bits (2 MSBs) may be used as overrange indicators. Positive overrange is indicated by code "01" and negative overrange is indicated by code "11" (see TABLE 5).

TABLE 5. L	TABLE 5. LVDT OUTPUT CODE							
LVDT OUTPUT		MSB		LSB				
+ over full travel	01	XXXX	XXXX	XXXX				
+ full travel -1LSB	00	1111	1111	1111				
+ 0.5 travel	00	1100	0000	0000				
+ 1LSB	00	1000	0000	0001				
null	00	1000	0000	0000				
- 1LSB	00	0111	1111	1111				
- 0.5 travel	00	0100	0000	0000				
- full travel	00	0000	0000	0000				
- over full travel	11	xxxx	xxxx	xxxx				



C₁ = C₂, set for phase lag = phase lead through the LVDT.

FIGURE 11A. 2-WIRE LVDT DIRECT INPUT

4678769 0009715 820







FIGURE 11B. 3-WIRE LVDT DIRECT INPUT






FIGURE 11C. 3-WIRE LVDT SCALING CIRCUIT



INHIBIT, ENABLE, and CB TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 12, angular output data is valid 300 ns maximum after the application of the negative inhibit pulse.

Output angle data is enabled onto the tri-state data bus in two bytes. Enable MSBs (EM) is used for the most significant 8 bits and Enable LSBs (EL) is used for the least significant 8 bits. As shown in FIGURE 13, output data is valid 150 ns maximum after the application of a negative enable pulse. The tri-state data bus returns to the high impedance state 100 ns maximum after the rising edge of the enable signal.

The Converter Busy (CB) signal indicates that the tracking converter output angle is changing 1 LSB. As shown in FIGURE 14, output data is valid 150 ns maximum after the middle of the CB pulse. CB pulse width is 1/40 Fs, which is nominally 375 ns.




FIGURE 12. INHIBIT TIMING




FIGURE 13. ENABLE TIMING




FIGURE 14. CONVERTER BUSY TIMING

BUILT-IN-TEST (BIT)

The Built-In-Test output (BIT) monitors the level of error from the demodulator. This signal is the difference in the input and output angles and ideally should be zero, if it exceeds approximately 55 LSBs (of the selected resolution) the logic level at BIT will change from a logic 1 to a logic 0.

This condition will occur during a large step and reset after the converter settles out. BIT will also change to logic 0 for an over-velocity condition, because the converter loop cannot maintain inputoutput or and if the converter malfunctions where it cannot maintain the loop at a null. BIT will also be set low for a detected Loss-of-Signal (LOS) and/or a Loss-of-Reference (LOR).

LOS will be detected if both sin and cos input voltages are less than 800 mV peak. LOR will be detected if the differential reference voltage is less than 20 mV peak.

ENCODER EMULATION

The RDC-19220 can be made to emulate incremental optical encoder output signals, where such an interface is desired. This is accomplished by tying EL to -5 V, whereby CB becomes Zero Index (ZI) Logic 1 at all 0s, the LSB+1 becomes A, and the exclusive-or of the LSB and LSB+1 becomes B emulating A QUAD B signals as illustrated in FIGURE 15A. Also, the LSB byte is enabled.

FIGURE 15B illustrates a more detailed circuit with delays and filtering to eliminate potential glitch due to data skew and rise/fall differences caused by logic loading.





FIGURE 15A. INCREMENTAL ENCODER **EMULATION**

4678769 0009717 6T3 |





NOTE: CMOS LOGIC IS RECOMMENDED. TTL AND TTL COMPATABLE LOGIC WILL SKEW THE DELAYS.

FIGURE 15B. FILTERED/BUFFERED ENCODER EMULATOR CIRCUIT

TYPICAL -5 VOLT CIRCUITS

Since the 28 and 40 pin DDIP RDC-19220 and RDC-19221 do not have a pinout for the -5 V inverter, it may be necessary to create a -5 V from other supplies on the board. FIGURE 16 illustrates several possibilities.

FIGURE 16. TYPICAL -5 VOLT CIRCUITS

■ 4678769 0009718 53T ■



PIN OUT FUNCTION TABLES BY MODEL NUMBER

The following tables detail pin out functions by the DDC model number. Note that while both the RDC-19220 and the RDC-19223 are 40 pin packages, they differ in functional offerings.

The RDC-19220 has differential inputs but requires both $\pm 5 \, \text{V}$ power supplies.

The 28 pin RDC-19221 has single-ended inputs, and requires both ±5 V power supplies, and the output is only available in two 8-bit

The RDC-19222 has differential inputs and can be used with +5 V only.

The RDC-19223 can be used with +5 V only, but has single-ended inputs.

TABLE 6. PIN OUT (44 PIN, +5 V ONLY)					
'^'		C-1922			
#	NAME	#	NAME		
1_	EL	44	Bit 16 (LSB)		
2	+5V	43	Bit 8		
3	Α	42	Bit 15		
4	В	41	Bit 7		
5_	ĪNH	40	Bit 14		
6	+REF	39	Bit 6		
7	-REF	38	Bit 13		
8	-VCO	37	Bit 5		
9_	-VSUM	36	Bit 12		
10	VEL	35	Bit 4		
11_	+C	34	Bit 11		
12	cos	33	Bit 3		
13	-C	32	Bit 10		
14	+S	31	Bit 2		
15	SIN	30	Bit 9		
16	-S	29	Bit 1 (MSB)		
17	-5V	28	СВ		
18	Rs	27	BIT		
19	RC	26	+5C (+5 V)		
20	EM	25	+CAP		
21	A GND	24	GND		
22	-5C(-5 V)	23	-CAP		
Notes:					

1. When -5 V is applied to pin 1 (EL), Converter Busy (CB) becomes Zero Index (ZI). 2. When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, and a 10 μF/10Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal). Connect a 47 μF/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.

	TABLE 7. PIN OUT (40 PIN) RDC-19220						
#	NAME	DESCRIPTION	#	NAME			
1	A	Deschiffer Out 1	+				
2	В	Resolution Control	40	+5 V	Power Supply		
_	B	Resolution Control	39	EL	Enable LSBs		
<u> </u>	10.11		+		(see note)		
3	ĪNĤ	Inhibit	38	Bit 16	LSB		
4	+REF	+Reference Input	37	Bit 8			
5	-REF	-Reference Input	36	Bit 15			
6	-VCO	Neg VCO Input	35	Bit 7			
7	-VSUM	Vel Sum Point	34	Bit 14			
8	VEL	Velocity Output	33	Bit 6			
9	+C	Signal Input	32	Bit 13			
10	cos	Signal Input	31	Bit 5			
11	-C	Signal Input	30	Bit 12			
12	_+S	Signal Input	29	Bit 4			
13	+SIN	Signal Input	28	Bit 11			
14	-S	Signal Input	27	Bit 3			
15	-5V	Power Supply	26	Bit 10			
16	Rs	Sampling Set	25	Bit 2			
17	Rc	Current Set	24	Bit 9			
18	EM	Enable MSBs	23	Bit 1	MSB		
19	A GND	Analog Ground	22	СВ	Converter Busy		
20	GND	Ground	21	BIT	Built-In-Test		

TABLE 8. PIN OUT (40 PIN, +5 V ONLY) RDC-19223						
#	NAME	#	NAME			
1	EL	40	Bit 16 (LSB)			
2	+5V	39	Bit 8			
_ 3	Α	38	Bit 15			
4	В	37	Bit 7			
5	ĪNH	36	Bit 14			
6_	+REF	35	Bit 6			
7_	-REF	34	Bit 13			
8	-vco	33	Bit 5			
9	-VSUM	32	Bit 12			
10	VEL	31	Bit 4			
11	+C	30	Bit 11			
12	+S	29	Bit 3			
13	-5V	28	Bit 10			
14	-Rs	27	Bit 2			
15	Rc	26	Bit 9			
16	EM	25	Bit 1 (MSB)			
17	A GND	24	СВ			
18	-5C (-5V)	23	BIT			
19	-CAP	22	+5C (+5 V)			
20	GND	21	+CAP			

Notes:

- 1. When -5 V is applied to pin 1 (\overline{EL}), Converter Busy (CB) becomes Zero Index (ZI).
- 2. When using the -5 V inverter: connect pin 2 to 22, pin 13 to 18, and a 10 μ F/10 Vdc capacitor from pin 19 (negative terminal) to pin 21 (positive terminal). Connect a 47 µF/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed..

3. Signal inputs are single-ended.

#	NAME	#	8 PIN) RDC-19221 NAME		
1	В	28	A		
2	ĪNH	27	+5 V		
3	+REF	26	EL		
4	-REF	25	Bits 8/16 (LSB)		
5	-VCO	24	Bits 7/15		
6	-VSUM	23	Bits 6/14		
7	VEL	22	Bits 5/13		
8	+C	21	Bits 4/12		
9	+S	20	Bits 3/11		
10	-5 V	19	Bits 2/10		
11	Rs	18	Bits 1(MSB) /9_		
12	Rc	17	CB		
13	EM	16	BIT		
14	A GND	15	GND		
Note: When -5 V is applied to pin 26 (EL), Con-					




FIGURE 17. RDC-19220/RDC-19223 (40 PIN DDIP) PLASTIC PACKAGE MECHANICAL OUTLINE




FIGURE 18. RDC-19220/RDC-19223 (40 PIN DDIP) CERAMIC PACKAGE MECHANICAL OUTLINE




FIGURE 19. RDC-19222 (44 PIN PLASTIC J-LEAD) MECHANICAL OUTLINE




FIGURE 20. RDC-19222 (44 PIN CERAMIC J-LEAD) MECHANICAL OUTLINE






FIGURE 21. RDC-19221 (28 PIN CERAMIC DDIP) MECHANICAL OUTLINE

TA	TABLE 10. FRONT-END THIN-FILM RESISTOR NETWORKS (See FIGURE 23)							
DDC-49530 RESISTOR VALUES (11.8 V Inputs)								
SYM-	ABS	TOL	REL TO	REL	TOL	TCR (PPM)		
BOL	VALUE	(%)		VALUE	(%)_			
R1	70.8 k	0.1				25		
R2			R1	12 k	0.02	2		
R3			R4	12 k	0.02	2		
R4			R1	70.8 k	0.02	2		
R5			R1	70.8 k	0.02	2		
R6			R1	35.4 k	0.02	2		
R7			R6	6.9282 k	0.02	2		
R8			R6	5.0718 k	0.02	2		
R9			R11	5.0718 k	0.02	2		
R10			R11	6.9282 k	0.02	2		
R11			R1	70.8 k	0.02	2		
	DDC-	49590 F	RESISTOR VA	LUES (90 V	Inputs)			
R1	270 k	0.1				25		
R2			R1	6 k	0.02	2		
R3			R4	6 k	0.02	2		
R4			R1	270 k	0.02	2		
R5			R1	270 k	0.02	2		
R6			R1	135 k	0.02	2		
B7		T	R6	3.4641 k	0.02	2		
R8			R6	2.5359 k	0.02	2		
R9	i i		R11	2.5359 k	0.02	2		
R10			R11	3.4641 k	0.02	2		
R11			R1	270 k	0.02	2		




FIGURE 22. 16 PIN DIP THIN-FILM RESISTOR NETWORK MECHANICAL OUTLINE (DDC-49530, DDC-49590)





FIGURE 23. DDC-49530 AND DDC-49590 LAYOUT AND RESISTOR VALUES (See TABLE 10.)

■ 4678769 0009722 T60 ■

152



ORDERING INFORMATION



*plastic for -20X and -30X, ceramic for -1XX

Note: DDC reserves the right to supply ceramic packages in place of plastic packages.

THIN-FILM RESISTOR NETWORKS:

DDC-49530 = 11.8 V inputs DDC-49590 = 90 V inputs

Consult factory for External Component Selection Software