

ADC160 Precision 24-Bit Continuously Integrating A/D Converter

THALER CORPORATION • 10940 N. STALLARD PLACE • TUCSON, AZ 85737 • (602) 742-5572

FEATURES

- 22-24 BIT RESOLUTION
- ±10.48 INPUT RANGE
- 1ppm/°C MAX. SCALE FACTOR ERROR (-55°C to +125°C)
- 2 ppm MAX. LINEARITY ERROR
- AUTO CALIBRATION
- BUS COMPATIBLE
- INTERNAL CLOCK and REFERENCE
- LOW POWER CONSUMPTION (0.4 WATTS)

APPLICATIONS

- INERTIAL GUIDANCE
- TEST EQUIPMENT
- DATA ACQUISITION
- SCIENTIFIC INSTRUMENTS
- MEDICAL INSTRUMENTS
- SEISMOLOGICAL EQUIPMENT
- ROBOTIC SYSTEMS
- WEIGHING SYSTEMS

DESCRIPTION

ADC160 is a high performance 22-bit Integrating Dual slope A/D Converter which provides outstanding performance (accuracy) comparable to the best digital meters. The ADC 160 is available in two operating temperature ranges, -25°C to +85°C and -55°C to +125°C. "M" versions are screened for high reliability and quality.

Туре	Temperature Operating Range	Max. Scale Factor Deviation
ADC160C	-25°C to +85°C	60ppm
ADC160CA	-25°C to +85°C	30ppm
ADC160M	-55°C to +125°C	100ppm

ADC160 offers 3 ppm max, linearity error and 1 ppm/°C max, scale factor error over the military temperature range. It also has excellent offset stability at 2 ppm max, which the user can auto zero if desired.

ADC160's compatibility with popular microcomputer buses increases its ease of application in smart systems.


An on-board microprocessor controls all internal functions of the ADC160. Thaler designers have minimized external connections to greatly reduce the problem often encountered when applying ADC's.

Operating from ±15VDC and a +5VDC power supply, ADC160 is packaged in a hermetically sealed 40-pin ceramic DIP package.

Precision test equipment, scientific and medical instruments, and data acquisition systems are primary application areas for the unusually high resolution and accuracy of this ADC.

ADC160DS REV. B OCT. 1992

MIN	DC160 MAX	UNITS
MIN	MAX	UNITS
		
	125	°c
	160	:c
	+18	VDC
	-18	VDC
	+6	VDC
V	V	
Ö	l v _{cc}	1
	V _{EE}	160 +18 -18 +6



Vps = +/- 15V, + 5V, T = 25 Deg. C.)			_		DC1600			DC160N	. 7	
PARAMETER	MIN	C160	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	MIN	117	MAA	Mild	1111	max _	MIM	IIIP	MAX	
ACCURACY		-			1 1	. 1		т	-	Bits
Resolution Input Equivalent Noise	20	 ₁	24		1.1	·		1.1	-	μV
Offset without Auto Zero		· 1	4		1	2			.	ppm
Offset with Auto Zero			1 [1 1	0.5		1 1		ppm
Full Scale (note 1)			100		1 1	50		i i	• 1	ppm
Noise (.1-10Hz) @ 10V Nonlinearity		6	3			.		1:1		μVpp ppm
Normal Mode Rejection 2	60		ĭ		1 - 1	·	•	'	_	db db
TEMPERATURE STABILITY	,		1					. IL		<u> </u>
Offset			0.2		ТП	0.1			•	ppm/° C
Full Scale			1.0			0.5			•	ppm/∘ C
TIME STABILITY										
Offset		.1						1 • 1		ppm/month
Full Scale 3		2						1.		ppm/24 hrs.
ERROR ALL SOURCES	,									
24 hrs, +/- 1 Deg. C Amb.			.0005, 2			.0003, 2			•	%, +/- Counts
90 days, +/- 5 Deg. C Amb. 1 year, +/- 5 Deg. C Amb.			.0010, 2 .0015, 2		1 1	.0008, 2 .0013, 2			*	%, +/- Counts %, +/- Counts
CONVERSION TIME		Н	1067		+	.0013, 2		+	•	msec
WARM-UP TIME		Н	5		1	•		+	•	minutes
POWER SUPPLY REJECT					_ l					
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	80	1	1	•	1 1		•	т т		db
+/- 15 VDC 5 VDC	80			•			•			đb
ANALOG INPUT CHARACT	ERISTICS	1								
Input Range	-10.485760		10.485755	•		•	•		*	V
Bias Current	İ	1.2	3		•			•		nA_
Input Impedance		200			•			•		GΩ
POWER SUPPLY VOLTAG								1 . 1		Υ
+15 V	14.5	15	15.5	•		•	•	•	•	V
-15 V	14.5 4.5	15	15.5 5.5	:	:		•			l v
5 v POWER SUPPLY CURREN			3.3							
+15 V	T T	13			⊤ •			1 • 1		mA
-15 V		13			۱.			*		mA
5 v		12			<u> </u>					mA
DIGITAL INPUTS										
Low		1	0.8			•		1 1	•	l v
High	4.0	Ь_		l				4		
DIGITAL OUTPUTS				r		1		_		
Low High	4.0		8.0	Ι.		•			•	, v
AUTO ZERO INPUT	1 7.0	1	L	ļ						· · · · · · · · · · · · · · · · · · ·
Low	1	Γ		1						T v
High	4.0		0.8				*			Ì
CONVERT INPUT				<u> </u>						•
Low			0.8			•			•	V
High	4.0	1		•			•			V
				•			-55			•c

THEORY OF OPERATION

In the ADC160 block diagram (see Figure 1), V_{bi} and V_{low} are the inputs. Both are buffered and fed into a differential, voltage controlled, single output current source. This current is added to the reference current at the input of the op amp integrator. The output of the integrator is fed into a Schmitt trigger, which in turn, is fed into the ADC's timing control circuitry. When the integrator output actuates the Schmitt trigger, the timing circuit changes the direction of the reference current source and the integrator begins integrating in the opposite direction. This continues until the Schmitt trigger is actuated again by the integrator and reverses the direction of the reference current.

The equation for integration times are:

$$T_{p} = \frac{V \times C}{I \text{ ref + I inp}} \qquad T_{m} = \frac{V \times C}{-I \text{ ref + I inp}}$$

V = Voltage C= Integration Capacitor Value I ref = Reference Current I inp = Input Current

Resolving these equations produces:

$$I \text{ inp} = I \text{ ref } \frac{Tp - Tm}{Tp + Tm}$$


Tp = Time Positive Tm = Time Negative The timing control circuitry governs the counters that measure the integration time in both directions.

The ADC160's on-board microprocessor is used to calculate the results of the integration equation above. It is also used to perform error corrections and to control the built-in-auto-cal. function. Note that the μP automatically performs an auto-calibration function at start-up, but it is recommended, to achieve maximum accuracy, that an auto-cal. be performed again after the ADC160 is fully warmed up.

The ADC160 operates in a continuous mode. It processes the result of the previous sample while it collects counts for the present sample. The status lines indicate the byte available at the output bus. The data transfer must be completed in 100 µsec. (see the timing diagram).

When the calculations are complete, the μP places the most significant byte in the output buffer and raises the S_0 flag. When another pulse is placed on the convert line, the middle byte is placed on the output, the S_0 flag is lowered and the S_1 flag raised. When the last pulse is placed in the convert line, the least significant byte is placed in the output buffer and both status flags are high indicating that the ADC160 is ready for another conversion. Status line summary:

S₁	S _o	
0	0	Conversion in process.
0	1	Conversion complete. MSB in output.
1	0	Middle byte in output register.
4	lα	I SR in output Ready for payt conversion



CONNECTING THE ADC160

POWER SUPPLIES

The power supply lines are connected to pins 4-7. Pin 4 is -15V, pin 5 is +15V, pin 6 is +5V and pin 7 is GND.

OUTPUT DATA LINES

The output data is available in byte form on pins 13-20. Pin 20 is the Most Significant Bit and pin 13 the Least Significant Bit. The data lines go to a high impedance state when the Output Enable line is at a logic one level.

OUTPUT ENABLE (PIN 21)

Data is placed on the Output Data Lines by a logic zero on this line.

DATA TRANSFER (Pin22)

After a conversion cycle is complete, the MSB of the result is available at the data bus. Two subsequent pulses are used to place the lower two bytes on the Output Data Lines.

STATUS LINES (Pins 23, 24)

These lines indicate the present state of the ADC. When the conversion is complete the microprocessor places the MSB of the output data in the output buffer and then raises S_0 to a logic one, indicating that the MSB at the output data is available in the output buffer. When the Convert Line is pulsed the middle byte of the output data is placed in that output buffer and S_1 changes to logic one and S_0 to logic zero. The second pulse places the LSB of the output data in the buffer and both status lines go to the logic one.

The table below shows a summary of the status code.

S₁	S₀	
0	0	Conversion in progress, no data available.
0	1	Conversion complete. MSB in output.
1	Ιo	Middle byte in output register.
1	1	LSB in output. Ready for next conversion.

MODE CONTROL (Pin 25)

This line is used to program the ADC160. The mode control byte is placed on the data bus. Pin 25 is then set to logic high, pin 21 to logic low to accept the control byte. Pin 25 is returned to logic low. The ADC160 has now been reset to the new parameters.

AUTO-ZERO / RESET (Pin 29)

A logic zero on this input will autozero the ADC160 by internally connecting the analog high to analog low. Since the μP is reset, the ADC160 reverts to the factory default settings in the EPROM (ie. 22bits, 60Hz, pin 39 analog high). To select a mode different than the default settings, the mode control must be set after auto zero.

INTEGRATION CAPACITOR (Pin 34, 35)

A .68 μ F polystyrene or mylar capacitor must be connected to these pins. Lead length should be as short as possible and not exceed 2".


SCALE FACTOR ADJUST (Pin 36, 37)


The scale factor can be manually adjusted for a range of +/-.02% if a 20k Ohm potentiometer is connected to these pins. If software adjustment is desired, a fixed resistor of 10k Ohms +/- 1% should be connected to these pins.


ANALOG INPUTS (Pin 39, 40)


Both analog inputs are buffered by op-amps and have a common mode rejection of approximately 80dB minimum. To maintain the full accuracy at the ADC it is recommended to keep the input to analog low to less than 0.1VDC.

ADC160DS REV. C OCT. 1992









OUTPUT DATA REPRESENTATION

The output data is represented in BOB (Bipolar Offset Binary) format. The table below shows the output data codes for zero and plus-minus full scale input voltage for the programmable resolution of the converter.

24 Bits 1 LSB = 1.24 μV

Input Voltage	Output Data				
input voltage	High Byte	Middle Byte	Low Byte		
-10.485760 V 0.0 V +10.485755 V	00 80 FF	00 00 FF	00 00 FF		

22 Bits 1 LSB = 5 μV

Input Voltage	Output Data				
iliput voltage	High Byte	Middle Byte	Low Byte		
-10.485760 V 0.0 V +10.485755 V	00 20 3F	00 00 FF	00 00 FF		

20 Bits 1 LSB = 20 μV

Input Voltage	Output Data				
liput voitage	High Byte	Middle Byte	Low Byte		
-10.485760 V 0.0 V +10.485755 V	00 08 10	00 00 FF	00 00 FF		

ADC160DS REV. C OCT. 1992

RESOLUTION	LINE CYCLES	CONV. / SEC (60/50 Hz)
20 BITS	4	15 / 12
22 BITS	16	3.7 / 3.1
24 BITS	64	1.2 / .93

Line Cycle at 60 Hz. = 16.667 mS; 50 Hz = 20 mS

FIGURE 8. INTEGRATION TIMES

