

**VITELIC**

V52C8126
MULTIPORT VIDEO RAM WITH
128K X 8 DRAM AND 256 X 8 SAM

HIGH PERFORMANCE V52C8126	80	10
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	80 ns	100 ns
Max. $\overline{\text{CAS}}$ Access Time, (t_{CAC})	25 ns	25 ns
Max. Column Address Access Time, (t_{AA})	45 ns	50 ns
Min. Fast Page Mode Cycle Time, (t_{PC})	50 ns	55 ns
Min. Read/Write Cycle Time, (t_{RC})	150 ns	180 ns
Max. Serial Access Time, (t_{SCA})	25 ns	25 ns
Min. Serial Port Cycle Time, (t_{SCC})	30 ns	30 ns

Features

- Organization
 - RAM Port: 131,072 words x 8 bits
 - SAM Port: 256 words x 8 bits
- RAM Port
 - Fast Page Mode, Read-Modify-Write, Write-Per-Bit
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, Hidden Refresh, $\overline{\text{RAS}}$ -only Refresh
 - 512 Refresh Cycles/8 ms
- SAM Port
 - High Speed Serial Read/Write Capability
 - 256 Tap Locations
 - Fully Static Register
- RAM-SAM Bidirectional Transfer
 - Read/Write/Pseudo Write Transfer
 - Real Time Read Transfer
- Low Power Dissipation
 - RAM Port Operating Alone – 90 mA
 - SAM Port Operating Alone – 50 mA
- Low CMOS Standby Current – 7 mA
- Package
 - 40 pin 400 mil SOJ
 - 40 pin 475 mil ZIP

Description


The V52C8126 VRAM is equipped with a 131,072-words by 8-bits dynamic random access memory (RAM) port and a 256-words by 8-bits static serial access memory (SAM) port. The V52C8126 supports three types of operations: random access to and from the RAM port, high speed serial access to and from the SAM port, and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally.

The V52C8126 is fabricated in CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

Device Usage Chart

Operating Temperature Range	Package Outline		Access Time (ns)		Power	Temperature Mark
	K	Z	80	100	Std	
0°C–70°C	•	•	•	•	•	Blank

V52C8126 Rev. 01 April 1992

Functional Diagram


DC and Operating Characteristics
 $(V_{DD} = 5V \pm 10\%, T_A = 0-70^\circ C)$

Symbol	Parameter (RAM Port)	SAM Port	V52C8126-80		V52C8126-10		Unit	Notes
			Min.	Max.	Min.	Max.		
I_{DD1}	Operating Current $\overline{RAS}$, $\overline{CAS}$ Cycling, $t_{RC} = t_{RC} \text{ Min.}$	Standby		90		75	mA	1,2
I_{DD1A}		Active		130		115	mA	1,2
I_{DD2}	Standby Current $\overline{RAS}, \overline{CAS} = V_{IH}$	Standby		7		7	mA	
I_{DD2A}		Active		50		50	mA	1,2
I_{DD3}	RAS-Only Refresh Current $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$, $t_{RC} = t_{RC} \text{ Min.}$	Standby		90		75	mA	1,2
I_{DD3A}		Active		130		115	mA	1,2
I_{DD4}	Page Mode Current $\overline{RAS} = V_{IL}$, $\overline{CAS}$ Cycling, $t_{PC} = t_{PC} \text{ Min.}$	Standby		80		65	mA	1,2
I_{DD4A}		Active		120		105	mA	1,2
I_{DD5}	$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Current $\overline{RAS}$ Cycling, $\overline{CAS}$ before $\overline{RAS}$, $t_{RC} = t_{RC} \text{ Min.}$	Standby		90		75	mA	1,2
I_{DD5A}		Active		130		115	mA	1,2
I_{DD6}	Data Transfer Current $\overline{RAS}, \overline{CAS}$ Cycling, $t_{RC} = t_{RC} \text{ Min.}$	Standby		110		95	mA	1,2
I_{DD6A}		Active		150		135	mA	1,2
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq 5.5V$, all other pins not under test = 0V		-10	10	-10	10	μA	
$I_{O(L)}$	Output Leakage Current $0V \leq V_{OUT} \leq 5.5V$, Output Disable		-10	10	-10	10	μA	
V_{OH}	Output "H" Level Voltage $I_{OUT} = -2mA$		2.4		2.4		V	
V_{OL}	Output "L" Level Voltage $I_{OUT} = 2mA$			0.4		0.4	V	
V_{IH}	Input High Voltage		2.4	$V_{DD} + 1$	2.4	$V_{DD} + 1$	V	
V_{IL}	Input Low Voltage		-1.0	0.8	-1.0	0.8	V	

AC Electrical Characteristics Notes: 3, 4, 5

Symbol	Parameter	V52C8126-80		V52C8126-10		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{RC}	Random Read or Write Cycle Time	150		180		ns	
t_{RMW}	Read-Modify-Write Cycle Time	195		235		ns	
t_{PC}	Fast Page Mode Cycle Time	50		55		ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	90		100		ns	
t_{RAC}	Access Time from $\overline{RAS}$		80		100	ns	6, 12
t_{AA}	Access Time from Column Address		45		50	ns	6, 12
t_{CAC}	Access Time from $\overline{CAS}$		25		25	ns	6, 13
t_{CPA}	Access Time from $\overline{CAS}$ Precharge		45		50	ns	6, 13
t_{OFF}	Output Buffer Turn-Off Delay	0	20	0	20	ns	8
t_T	Transition Time (Rise and Fall)	3	35	3	35	ns	5
t_{RP}	$\overline{RAS}$ Precharge Time	60		70		ns	
t_{RAS}	$\overline{RAS}$ Pulse Width	80	10K	100	10K	ns	
t_{RASP}	$\overline{RAS}$ Pulse Width (Fast Page Mode only)	80	100K	100	100K	ns	
t_{RSH}	$\overline{RAS}$ Hold Time	25		25		ns	
t_{CSH}	$\overline{CAS}$ Hold Time	80		100		ns	
t_{CAS}	$\overline{CAS}$ Pulse Width	25	10K	25	10K	ns	
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	22	55	25	75	ns	12
t_{RAD}	$\overline{RAS}$ to Column Address Delay Time	17	35	20	50	ns	12
t_{RAL}	Column Address to $\overline{RAS}$ Lead Time	45		50		ns	
t_{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	10		10		ns	
t_{CPN}	$\overline{CAS}$ Precharge Time	10		10		ns	
t_{CP}	$\overline{CAS}$ Precharge Time (Fast Page Mode)	10		10		ns	
t_{ASR}	Row Address Setup Time	0		0		ns	
t_{RAH}	Row Address Hold Time	12		15		ns	
t_{ASC}	Column Address Setup Time	0		0		ns	
t_{CAH}	Column Address Hold Time	15		15		ns	
t_{AR}	Column Address Hold Time referenced to $\overline{RAS}$	55		70		ns	
t_{RCS}	Read Command Setup Time	0		0		ns	
t_{RCH}	Read Command Hold Time	0		0		ns	9
t_{RRH}	Read Command Hold Time referenced to $\overline{RAS}$	0		0		ns	9
t_{WCH}	Write Command Hold Time	15		15		ns	
t_{WCR}	Write Command Hold Time referenced to $\overline{RAS}$	55		70		ns	
t_{WP}	Write Command Pulse Width	15		15		ns	

AC Electrical Characteristics (Cont'd)


Symbol	Parameter	V52C8126-80		V52C8126-10		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	20		25		ns	
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	20		25		ns	
t_{DS}	Data Setup Time	0		0		ns	10
t_{DH}	Data Hold Time	15		15		ns	10
t_{DHR}	Data Hold Time referenced to $\overline{RAS}$	55		70		ns	
t_{WCS}	Write Command Setup Time	0		0		ns	11
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time	100		130		ns	11
t_{AWD}	Column Address to $\overline{WE}$ Delay Time	65		80		ns	11
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time	45		55		ns	11
t_{DZC}	Data to $\overline{CAS}$ Delay Time	0		0		ns	
t_{DZO}	Data to $\overline{OE}$ Delay Time	0		0		ns	
t_{OEA}	Access Time from $\overline{OE}$		20		25	ns	6
t_{OEZ}	Output Buffer Turn-Off Delay from $\overline{OE}$	0	10	0	20	ns	8
t_{OED}	$\overline{OE}$ to Data Delay Time	10		20		ns	
t_{OEH}	$\overline{OE}$ Command Hold Time	10		20		ns	
t_{ROH}	$\overline{RAS}$ Hold Time referenced to $\overline{OE}$	15		15		ns	
t_{CSR}	$\overline{CAS}$ Setup Time for $\overline{CAS}$ -before- $\overline{RAS}$ Cycle	10		10		ns	
t_{CHR}	$\overline{CAS}$ Hold Time for $\overline{CAS}$ -before- $\overline{RAS}$ Cycle	15		15		ns	
t_{RPC}	$\overline{RAS}$ Precharge to $\overline{CAS}$ Active Time	0		0		ns	
t_{REF}	Refresh Period		8		8	ms	
t_{WSR}	$\overline{WB}$ Setup Time	0		0		ns	
t_{RWH}	$\overline{WB}$ Hold Time	15		15		ns	
t_{MS}	Write-Per-Bit Mask Data Setup Time	0		0		ns	
t_{MH}	Write-Per-Bit Mask Data Hold Time	15		15		ns	
t_{THS}	$\overline{DT}$ High Setup Time	0		0		ns	
t_{THH}	$\overline{DT}$ High Hold Time	15		15		ns	
t_{TLS}	$\overline{DT}$ Low Setup Time	0		0		ns	
t_{TLH}	$\overline{DT}$ Low Hold Time	15	10K	15	10K	ns	
t_{RTH}	$\overline{DT}$ Low Hold Time referenced to $\overline{RAS}$ (Real Time Read Transfer)	65	10K	80	10K	ns	
t_{ATH}	$\overline{DT}$ Low Hold Time referenced to Column Address (Real Time Read Transfer)	30		30		ns	
t_{CTH}	$\overline{DT}$ Low Hold Time referenced to $\overline{CAS}$ (Real Time Read Transfer)	25		25		ns	

AC Electrical Characteristics (Cont'd)


Symbol	Parameter	V52C8126-80		V52C8126-10		Unit	Notes
		Min.	Max.	Min.	Max.		
t_{ESR}	$\overline{SE}$ Setup Time referenced to $\overline{RAS}$	0		0		ns	
t_{REH}	$\overline{SE}$ Hold Time referenced to $\overline{RAS}$	15		15		ns	
t_{TRP}	$\overline{DT}$ to $\overline{RAS}$ Precharge Time	60		70		ns	
t_{TP}	$\overline{DT}$ Precharge Time	20		30		ns	
t_{RSD}	$\overline{RAS}$ to First SC Delay Time (Read Transfer)	80		100		ns	
t_{ASD}	Column Address to First SC Delay Time (Read Transfer)	45		50		ns	
t_{CSD}	$\overline{CAS}$ to First SC Delay Time (Read Transfer)	25		25		ns	
t_{TSL}	Last SC to $\overline{DT}$ Lead Time (Real Time Read Transfer)	5		5		ns	
t_{TSD}	$\overline{DT}$ to First SC Delay Time (Read Transfer)	15		15		ns	
t_{SRS}	Last SC to $\overline{RAS}$ Setup Time (Serial Input)	30		30		ns	
t_{SRD}	$\overline{RAS}$ to First SC Delay Time (Serial Input)	25		25		ns	
t_{SDD}	$\overline{RAS}$ to Serial Input Delay Time	50		50		ns	
t_{SDZ}	Serial Output Buffer Turn-Off Delay from $\overline{RAS}$ (Pseudo Write Transfer)	10	50	10	50	ns	8
t_{SCC}	SC Cycle Time	30		30		ns	
t_{SC}	SC Pulse Width (SC High Time)	10		10		ns	
t_{SCP}	SC Precharge Time (SC Low Time)	10		10		ns	
t_{SCA}	Access Time from SC		25		25	ns	7
t_{SOH}	Serial Output Hold Time from SC	5		5		ns	
t_{SDS}	Serial Input Setup Time	0		0		ns	
t_{SDH}	Serial Input Hold Time	15		15		ns	
t_{SEA}	Access Time from $\overline{SE}$		25		25	ns	7
t_{SE}	$\overline{SE}$ Pulse Width	25		25		ns	
t_{SEP}	$\overline{SE}$ Precharge Time	25		25		ns	
t_{SEZ}	Serial Output Buffer Turn-Off Delay from $\overline{SE}$	0	20	0	20	ns	8
t_{SZE}	Serial Input to $\overline{SE}$ Delay Time	0		0		ns	
t_{SZS}	Serial Input to First SC Delay Time	0		0		ns	
t_{SWS}	Serial Write Enable Setup Time	0		0		ns	
t_{SWH}	Serial Write Enable Hold Time	15		15		ns	
t_{SWIS}	Serial Write Disable Setup Time	0		0		ns	
t_{SWIH}	Serial Write Disable Hold Time	15		15		ns	

Notes

1. These parameters depend on cycle rate.
2. These parameters depend on output loading. Specified values are obtained with the output open.
3. An initial pause of 200 μ s is required after power-up, followed by any 8 $\overline{\text{RAS}}$ cycles ($\overline{\text{DT}}/\overline{\text{OE}}$ "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
4. AC measurements assume $t_T = 5$ ns.
5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
6. RAM port outputs are measured with a load equivalent to 1 TTL load and 100 pF. D_{OUT} reference levels: $V_{OH}/V_{OL} = 2.0V/0.8V$.
7. SAM port outputs are measured with a load equivalent to 1 TTL load and 30 pF. D_{OUT} reference levels: $V_{OH}/V_{OL} = 2.0V/0.8V$.
8. t_{OFF} (max.), t_{OEZ} (max.), t_{SDZ} (max.) and t_{SEZ} (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to $\overline{\text{CAS}}$ leading edge of early write cycles and to $\overline{\text{WB}}/\overline{\text{WE}}$ leading edge in $\overline{\text{OE}}$ -controlled write cycles and read-modify-write cycles.
11. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
12. Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
13. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TIMING WAVEFORMS
Read Cycle




Write Cycle (Early Write)



 : "H" OR "L"

*1 $\overline{WB/WE}$	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write


WM1 data: 0: Write Disable
1: Write Enable

Write Cycle (OE Controlled Write)

 : "H" OR "L"

*1 $\overline{\text{WB/WE}}$	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

WM1 data: 0: Write Disable
1: Write Enable

Read-Modify-Write Cycle



*1 $\overline{\text{WB/WE}}$	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

 : "H" OR "L"

WM1 data: 0: Write Disable
1: Write Enable

The timing diagram illustrates the sequence of operations for the 6800 microprocessor across several clock cycles. The signals shown are:

- RAS**: Row Address Strobe, active low.
- CAS**: Column Address Strobe, active low.
- A0-A8**: Address bus, multiplexed for row and column addresses.
- WB/WE**: Write Buffer Enable / Write Enable, active low.
- DT/OE**: Data Transfer / Output Enable, active low.
- IN**: Input signal, active low.
- W1/I01-W8/I08**: Input/output signals for word 1 through word 8.
- OUT**: Output signal, active low.
- DATA-OUT**: Data output bus, showing data being transferred from memory locations 1, 2, ..., n.

Key timing parameters labeled include:

- t_{AR} , t_{CRP} , t_{CD} , t_{CAS} , t_{CP} , t_{RSH} , t_{CPN}
- t_{ASR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH}
- t_{RCS} , t_{RCH} , t_{RCS} , t_{RCH} , t_{RCS} , t_{RCH}
- t_{THS} , t_{THH}
- t_{DZO} , t_{CPA} , t_{OEA} , t_{OFF} , t_{OEZ} , t_{CAC} , t_{AA} , t_{TRAC}

A legend indicates that hatched areas represent "H" or "L" levels.

The diagram illustrates the timing relationships for several DRAM control and data signals:


- RAS**: Row Address Strobe. Timing parameters include t_{AR} (Access time), t_{PC} (Refresh period), and t_{RP} (Row precharge time).
- CAS**: Column Address Strobe. Timing parameters include t_{CRP} (Column access precharge), t_{RCD} (Read column delay), t_{CAS} (Column access time), t_{CP} (Column precharge), t_{RSH} (Read strobe hold), and t_{CPN} (Column precharge next).
- A0-A8**: Address bus. Shows sequences for ROW ADD., COL. ADD. 1, COL. ADD. 2, and COL. ADD. n.
- WB/ $\overline{WE}$** : Write Enable. Timing parameters include t_{WCH} (Write column hit), t_{WCS} (Write column setup), t_{WP} (Write pulse width), and t_{CWL} (Write column wrap-around latency).
- DT/ $\overline{OE}$** : Data Transfer / Output Enable. Timing parameters include t_{THS} (Data transfer setup), t_{THH} (Data transfer hold), and t_{RWL} (Read word line latency).
- IN**: Input signal. Timing parameters include t_{MS} (Memory setup), t_{DS} (Data setup), and t_{DH} (Data hold).
- OUT**: Output signal. Timing parameter includes t_{DHR} (Data hold refresh).

*1 $\overline{\text{WB}}/\overline{\text{WE}}$	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

WM1 data: 0: Write Disable
1: Write Enable

 : "H" OR "L"

Fast Page Mode Read-Modify-Write Cycle




*1 $\overline{\text{WB/WE}}$	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write


WM1 data: 0: Write Disable
1: Write Enable

 : "H" OR "L"

RAS Only Refresh Cycle




CAS before RAS Refresh Cycle




The diagram illustrates the timing relationships between several DRAM control and data signals:

- RAS**: Row Address Strobe. Timing parameters include t_{RC} (refresh period), t_{RAS} (access time), t_{AR} (address ramp), t_{CRP} (column refresh period), t_{RCD} (read-to-column delay), t_{RSH} (read-to-strobe hold), t_{CHR} (column hit rate), and t_{CPN} (column pre-narrow).
- CAS**: Column Address Strobe. Timing parameters include t_{RAD} (read access delay), t_{RAL} (read access latency), t_{ASC} (access-to-column delay), t_{CAH} (column address hold), t_{SR} (strobe-to-read delay), t_{RAH} (read access hold), and t_{RRH} (read-to-row hold).
- A0-A8**: Address bus. The diagram shows separate periods for ROW ADDRESS and COLUMN ADDRESS.
- WB/WE**: Write Enable. Timing parameters include t_{RCS} (read-to-write delay), t_{RRH} (read-to-row hold), t_{WSR} (write-to-strobe delay), and t_{RWH} (read-to-write hold).
- DB/OE**: Data Bus / Output Enable. Timing parameters include t_{HS} (high-to-low delay), t_{HH} (high-to-high delay), t_{ROH} (read-to-output hold), t_{OEZ} (output enable-to-zero delay), t_{OFF} (output enable-to-off delay), t_{OEA} (output enable-to-access delay), and t_{CAC} (column access-to-access delay).
- W1/I01~W8/I08**: Data Input/Output. The diagram shows VALID DATA-OUT and t_{AAC} (access-to-access delay). It also indicates t_{OH} (output high) and t_{OL} (output low) levels.


Legend: Shaded area : "H" OR "L"

Read Transfer Cycle (Previous Transfer is Write Transfer Cycle)



Real Time Read Transfer Cycle







Pseudo Write Transfer Cycle



Write Transfer Cycle



Serial Read Cycle ($\overline{SE} = V_{IL}$)

Serial Read Cycle ($\overline{SE}$ Controlled Outputs)


Serial Write Cycle ($\overline{SE} = V_{IL}$)

Serial Write Cycle ($\overline{SE}$ Controlled Inputs)


Pin Functions

Address Inputs: A0–A8

The 17 address bits required to decode 8 bits of the 1,048,576 cell locations within the dynamic RAM memory array of the V52C8126 are multiplexed onto 9 address input pins (A0–A8). Nine row address bits are latched on the falling edge of the row address strobe (RAS) and the following eight column address bits are latched on the falling edge of the column address strobe (CAS).

Row Address Strobe: RAS

A random access cycle or a data transfer cycle begins at the falling edge of RAS. RAS is the control input that latches the row address bits and the states of CAS, DT/OE, WB/WE and SE to invoke the various random access and data transfer operating modes shown in Table 2. RAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the RAS control is held "high".

Column Address Strobe: CAS

CAS is the control input that latches the column address bits. CAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. CAS also acts as an output enable for the output buffers on the RAM port.

Data Transfer/Output Enable: DT/OE

The DT/OE input is a multifunction pin. When DT/OE is "high" at the falling edge of RAS, RAM port operations are performed and DT/OE is used as an output enable control. When the DT/OE is "low" at the falling edge of RAS, a data transfer operation is started between the RAM port and the SAM port.

Write Per Bit/Write Enable: WB/WE

The WB/WE input is also a multifunction pin. When WB/WE is "high" at the falling edge of RAS, during RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. When WB/WE is "low" at the falling edge of RAS, during RAM port operations, the write-per-bit function is enabled. The WB/WE input also determines the direction of data transfer between the RAM array and the serial register (SAM).

When WB/WE is "high" at the falling edge of RAS, the data is transferred from RAM to SAM (read transfer). When WB/WE is "low" at the falling edge of RAS, the data is transferred from SAM to RAM (write transfer).

Write Mask Data/Data Input and Output:

W₁/IO₁–W₈/IO₈

When the write-per-bit function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register (WM1) at the falling edge of RAS. Data is written into the DRAM on data lines where the write-mask data is a logic "1". Writing is inhibited on data lines where the write-mask data is a logic "0". The write-mask data is valid for only one cycle. Data is written into the RAM port during a write or read-modify-write cycle. The input data is latched at the falling edge of either CAS or WB/WE, whichever occurs late. During an early-write cycle, the outputs are in the high-impedance state. Data is read out of the RAM port during a read or read-modify-write cycle. The output data becomes valid on the W_i/IO_i pins after the specified access times from RAS, CAS, DT/OE and column address are satisfied and will remain valid as long as CAS and DT/OE are kept "low". The outputs will return to the high-impedance state at the rising edge of either CAS or DT/OE, whichever occurs first.

Serial Clock: SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 8-bits serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the normal transfer cycle. When the pointer reaches the most significant address location (decimal 255), the next SC clock will place it at the least significant address location (decimal 0). The serial clock SC must be held at a constant V_{IH} or V_{IL} level during read/pseudo write/write transfer operations and should not be clocked while the SAM port is in the standby mode, to prevent the SAM pointer from being incremented.

Serial Enable: $\overline{SE}$

The $\overline{SE}$ input is used to enable serial access operation. In a serial read cycle, $\overline{SE}$ is used as an output control. In a serial write cycle, $\overline{SE}$ is used as a write enable control. When $\overline{SE}$ is "high", serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when $\overline{SE}$ is "high".

Serial Input/Output: SIO1–SIO8

Serial input and output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write or pseudo write transfer cycle is performed, the SAM port is switched from output mode to input mode. During the subsequent write transfer cycle, the SAM remains in the input mode.

Operation Mode

The RAM port and data transfer operating of the V52C8126 are determined by the state of CAS, $\overline{DT/OE}$, $\overline{WB/WE}$, and $\overline{SE}$ at the falling edge of $\overline{RAS}$. The Table 1 and Table 2 show the operation truth table and the functional truth table for a listing of all available RAM port and transfer operations, respectively.

Table 1. Operation Truth Table

$\overline{RAS}$ Falling Edge $\downarrow$				
CAS	$\overline{DT/OE}$	$\overline{WB/WE}$	$\overline{SE}$	Function
0	•	•	•	CAS-before-RAS Refresh
1	0	0	0	Write Transfer
1	0	0	1	Pseudo Write Transfer
1	0	1	•	Read Transfer
1	1	0	•	Read/Write per Bit
1	1	1	•	Read/Write

Table 2. Functional Truth Table

Function	$\overline{RAS}$ $\downarrow$				Address		W/O		Write Mask
	CAS	$\overline{DT/OE}$	$\overline{WB/WE}$	$\overline{SE}$	$\overline{RAS}$ $\downarrow$	CAS $\downarrow$	$\overline{RAS}$ $\downarrow$	CAS $\downarrow$ $\overline{WE}$ $\downarrow$	WM1
CAS-before-RAS Refresh	0	•	•	•	•	–	•	–	–
Write Transfer	1	0	0	0	Row	TAP	•	•	–
Pseudo Write Transfer	1	0	0	1	Row	TAP	•	•	–
Read Transfer	1	0	1	•	Row	TAP	•	•	–
Write per Bit	1	1	0	•	Row	Column	WM1	DIN	Load use
Read/Write	1	1	1	•	Row	Column	•	DIN	–

Note : • = "0" or "1", TAP = SAM Start Address, – = not used.

RAM Port Operation

Fast Page Mode Cycle

Fast page mode allows data to be transferred into or out of multiple column locations of the same row by performing multiple $\overline{\text{CAS}}$ cycles during a single active $\overline{\text{RAS}}$ cycle. During a fast page cycle, the $\overline{\text{RAS}}$ signal may be maintained active for a period up to 100 μs . For the initial fast page mode access, the output data is valid after the specified access times from $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, column address and $\overline{\text{DT/OE}}$. For all subsequent fast page mode read operations, the output data is valid after the specified access times from $\overline{\text{CAS}}$, column address and $\overline{\text{DT/OE}}$. When the write-per-bit function is enabled, the mask data latched at the falling edge of $\overline{\text{RAS}}$ is maintained throughout the fast page mode write or read-modify-write cycle.

$\overline{\text{RAS}}$ -Only Refresh

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with the " $\overline{\text{RAS}}$ -Only" cycle.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh

The V52C8126 also offers an internal-refresh function. When $\overline{\text{CAS}}$ is held "low" for a specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes "low", an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain "low" while cycling $\overline{\text{RAS}}$.

Hidden Refresh

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ "low" from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (refer to Figure 1.)

Write-Per-Bit Function

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{\text{WB/WE}}$ is held "low" at the falling edge of $\overline{\text{RAS}}$, during a random access operation, the write-mask is enabled. At the same time, the mask data on the W_i/IO_i pins is latched into the write-mask register (WM_1). When a "0" is sensed on any of the W_i/IO_i pins, their corresponding write circuits are disabled and new data will not be written. When an "1" is sensed on any of the W_i/IO_i pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in Table 3.

At the falling edge of $\overline{\text{RAS}}$				Function
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	W_i/IO_i ($i = 1-8$)	
H	H	H	•	Write Enable
H	H	L	1	Write Enable
			0	Write Mask

Table 3. Truth Table for Write-Per-Bit Function




Figure 1. Hidden Refresh Cycle

An example of the write-per-bit function illustrating its application to displays is shown in Figures 2 and 3.




Figure 2. Write-per-bit timing cycle




Figure 3. Corresponding bit-map


SAM Port Operation

The V52C8126 is provided with a 256 words by 8 bits serial access memory (SAM).

High speed serial read or write operations can be performed through the SAM port independent of the RAM port operations, except during read/write/pseudo-write transfer cycles. The preceding transfer operation determines the direction of data flow through the SAM port. If the preceding transfer operation is a read transfer, the SAM port is in the output mode. If the preceding transfer operation is a write or pseudo write transfer, the SAM port is in the input mode. The pseudo write transfer operation only switches the SAM port from output mode to

input mode; data is not transferred from SAM to RAM.

Serial data can be read out of the SAM port after a read transfer (RAM → SAM) has been performed. The data is shifted out of the SAM port starting at any of the 256 bits locations. The TAP location corresponds to the column address selected at the falling edge of $\overline{\text{CAS}}$ during the read transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit, and then wraps around to the least significant bit, as illustrated below.



Subsequent real-time read transfer may be performed on-the-fly as many times as desired, within the refresh constraints of the DRAM array. Simultaneous serial read operation can be performed with some timing restrictions. A pseudo write transfer cycle is performed to change the SAM port from output mode to input mode, in order to write data into the serial registers through the SAM

port. A write transfer cycle must be used subsequently to load the SAM data into the RAM row selected by the row address at the falling edge of $\overline{\text{RAS}}$. The starting location in the SAM registers for the next serial write is selected by the column address at the falling edge of $\overline{\text{CAS}}$. The truth table for single register mode SAM operation is shown in Table 4.

SAM Port Operation	$\overline{\text{DT}}/\overline{\text{OE}}$ at the falling edge of $\overline{\text{RAS}}$	SC	$\overline{\text{SE}}$	Function	Preceded by a
Serial Output Mode	H		L	Enable Serial Read	Read Transfer
			H	Disable Serial Read	
Serial Input Mode	H		L	Enable Serial Write	Write Transfer
			H	Disable Serial Write	
Serial Input Mode	H		L	Enable Serial Write	Pseudo Write Transfer
			H	Disable Serial Write	

Table 4. Truth Table for SAM Port Operation

Refresh

The SAM data registers are static flip-flop, therefore a refresh is not required.

Data Transfer Operation

The V52C8126 features the internal bidirectional data transfer capability between RAM and the SAM, as shown in Figure 4. During a normal transfer, 256 words by 8 bits of data can be loaded from RAM to SAM (Read Transfer) or from SAM to RAM (Write Transfer).




Figure 4. Data Transfer

As shown in Table 5, the V52C8126 supports three types of transfer operations: Read transfer, write transfer and pseudo write transfer. Data transfer operations between RAM and SAM are invoked by holding the $\overline{\text{DT}}/\overline{\text{OE}}$ signal "low" at the falling edge of $\overline{\text{RAS}}$. The type of data transfer operation is determined by the state of $\overline{\text{CAS}}$, $\overline{\text{WB}}/\overline{\text{WE}}$ and $\overline{\text{SE}}$ latched at the falling edge of $\overline{\text{RAS}}$. During data transfer operations, the SAM port is switched from input to output mode (Read Transfer) or output to input mode (Write Transfer/Pseudo Write Transfer). During a data transfer cycle, the row address A_0-A_8 selects one of the 512 rows of the memory array to or from which data will be transferred, and the column address A_0-A_7 selects one of the tap locations in the serial register. The selected tap location is the start position in the SAM port from which the first serial data will be read out during the subsequent serial read cycle or the start position in the SAM port into which the first serial data will be written during the subsequent serial write cycle.

At the falling edge of $\overline{RAS}$				Transfer Mode	Transfer Direction	Transfer Bit	SAM Port Mode
CAS	DT/OE	WB/WE	SE				
H	L	H	•	Read Transfer	RAM $\rightarrow$ SAM	256 x 8	Input $\rightarrow$ Output
H	L	L	L	Write Transfer	SAM $\rightarrow$ RAM	256 x 8	Output $\rightarrow$ Input
H	L	L	H	Pseudo Write Transfer	—	—	Output $\rightarrow$ Input

Note: • = "H" or "L"

Table 5. Transfer Modes

Read Transfer Cycle

A read transfer cycle consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding CAS "high", $\overline{DT/OE}$ "low" and WB/WE "high" at the falling edge of $\overline{RAS}$. The row address selected at the falling edge of $\overline{RAS}$ determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of DT/OE. When the transfer is completed, the SAM port is set into the output mode. In a read/real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT/OE}$ and this data becomes valid on the SIO lines after the specified access time

(t_{SCA}) from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of CAS.

Figure 5 shows the operation block diagram for the read transfer operation.

In a read transfer cycle (which is preceded by a write transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay (t_{TSD}) from the rising edge of $\overline{DT/OE}$, as shown in Figure 6.




Figure 5. Block Diagram for Read Transfer Operation




Figure 6. Read Transfer Timing

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SIO lines until the DT/OE signal goes "high" and the serial access time (t_{SCA}) for the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of DT/OE must be synchronized with RAS, CAS and the subsequent rising edge of SC (t_{RTH} , t_{CTH} , and t_{TSL}/t_{TSD} must be satisfied), as shown in Figure 7.

The timing restrictions t_{TSL}/t_{TSD} are 5ns min/15ns min.

Write Transfer Cycle

A write transfer cycle consists of loading the contents of the SAM register into a selected row of the RAM array. If the SAM data to be transferred must first be loaded through the SAM port, a pseudo write transfer operation must precede the write transfer cycles. However, if the SAM port data to be transferred into the RAM was previously loaded into the SAM via a read transfer, the SAM to RAM transfer can be executed simply by performing a write transfer directly. A write transfer is invoked by holding CAS "high", DT/OE "low", WB/WE "low" and SE "low" at the falling edge of RAS. Figures 8 and 9 show the timing diagram and block diagram for write transfer operations, respectively.




Figure 7. Real Time Read Transfer




Figure 8. Write Transfer Timing




Figure 9. Block Diagram for Write Transfer Operation

The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.

When consecutive write transfer operations are performed, new data must not be written into the serial register until the $\overline{\text{RAS}}$ cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the $\overline{\text{RAS}}$ cycle. A rising edge of the SC clock is only allowed after the specified delay (t_{SRD}) from the rising edge of $\overline{\text{RAS}}$, at which time a new row of data can be written in the serial register.

Pseudo Write Transfer Cycle

A pseudo write transfer cycle must be performed before loading data into the serial register after a read transfer operation has been executed. The only purpose of a pseudo write transfer is to change the SAM port mode from output mode to input mode (a data transfer from SAM to RAM does not occur). After the serial register is loaded with new data, a write transfer cycle must be performed to transfer the data from SAM to RAM. A pseudo write transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT/OE}}$ "low", $\overline{\text{WB/WE}}$ "low" and $\overline{\text{SE}}$ "high" at the falling edge of $\overline{\text{RAS}}$. The timing conditions are the same as the one for the write transfer cycle except for the state of $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$.

Register Operation Sequence - Example

Figure 10 illustrates an example of register operation sequence after device power-up and initialization. After power-up, a minimum of 8 $\overline{\text{RAS}}$ and 8 SC clock cycles must be performed to properly initialize the device. A read transfer is then performed and the column address latched at the falling edge of $\overline{\text{CAS}}$ sets the SAM tap pointer location, which up to that point was in an undefined location. Subsequently, the pointer address is incremented by cycling the serial clock SC from the starting location to the last location in the register (address 255), and wraps around to the least significant address location. The SAM address is incremented as long as SC is clocked.





Figure 10. Example of SAM Register Operation Sequence

The next operation is a pseudo write transfer which switches the SAM port from output mode to input mode in preparation for write transfers. The column address latched at the falling edge of $\overline{\text{CAS}}$ during the pseudo write transfer sets the serial register tap location. Serial data will be written into the SAM starting from this location.

Transfer Operation Without $\overline{\text{CAS}}$


During all transfer cycles, the $\overline{\text{CAS}}$ input clock must be cycled, so that the column addresses are latched at the falling edge of $\overline{\text{CAS}}$, to set the SAM tap location. If $\overline{\text{CAS}}$ was maintained at a constant "high" level during a transfer cycle, the SAM pointer location would be undefined. Therefore, a transfer cycle with $\overline{\text{CAS}}$ held "high" is not allowed (refer to the illustration below).



Read Transfer Cycle After Read Transfer Cycle

Another read transfer may be performed following the read transfer provided that a minimum delay of 30 ns from the rising edge of the first clock

SC is satisfied (refer to the illustration shown below).



Power-Up

Power must be applied to the $\overline{\text{RAS}}$ and $\overline{\text{DT/OE}}$ input signals to pull them "high" before or at the same time as the V_{DD} supply is turned on. After power-up, a pause of 200 $\mu\text{seconds}$ minimum is required with $\overline{\text{RAS}}$ and $\overline{\text{DT/OE}}$ held "high". After the pause, a minimum of 8 $\overline{\text{RAS}}$ and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{\text{DT/OE}}$ signal must be held "high". If the internal refresh counter is used, a minimum 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles are required instead of 8 $\overline{\text{RAS}}$ cycles.


Initial State After Power-Up

When power is achieved with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$ and $\overline{\text{WB/WE}}$ held "high", the internal state of the V52C8126 is automatically set as follows.


However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 μs pause followed by a minimum of 8 $\overline{\text{RAS}}$ cycles and 8 SC cycles) and before valid operations begin.

	State after power-up
SAM port	Input Mode
TAP pointer	Invalid
WM1 Register	Write Enable

400 MIL Width SOJ Outline Drawing for 128Kx8 VRAM's



475MIL Height ZIP Outline Drawing for 128Kx8 VRAM's



**VITELIC****WORLDWIDE VITELIC OFFICES****V52C8126****U.S.A.**

VITELIC SEMICONDUCTOR
3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

TAIWAN

MOS Electronics TAIWAN INC.
VITELIC TAIWAN CORP.
9/F, 180, NAN KING E. RD.,
SECTION 4
TAIPEI, TAIWAN, R.O.C.
PHONE: 011-886-2-740-8283
011-886-2-777-4578
FAX: 011-886-2-740-0659

VITELIC TAIWAN CORP.
1 R&D ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 011-886-35-770055
FAX: 011-886-35-776520

JAPAN

VITELIC JAPAN CORP.
NIHON SEIMEI KAWASAKI
BLDG., 8TH FL.
1-1 MINAMI-CHO KAWASAKI-KU
KAWASAKI-SHI KANAGAWA 210
JAPAN
PHONE: 011-04-4-246-3021
FAX: 011-04-4-246-3029

HONG KONG

VITELIC (HONG KONG) LIMITED
19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 011-852-665-4883
FAX: 011-852-664-7535

KOREA

VITELIC CORP.
RM. 309, BEUK-EUN BLDG.
1339-1 SEOCHO-DONG,
SEOCHO-KU
SEOUL, KOREA
PHONE: 011-82-2-553-3385
FAX: 011-82-2-553-3675

VITELIC U.S. SALES OFFICES**NORTHWESTERN**

VITELIC SEMICONDUCTOR
3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

SOUTHWESTERN

VITELIC SEMICONDUCTOR
SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 310-498-3314
FAX: 310-597-2174

SOUTHEAST & CENTRAL

VITELIC SEMICONDUCTOR
604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 214-690-1402
FAX: 214-690-0341

NORTHEASTERN

VITELIC SEMICONDUCTOR
SUITE 306
71 SPITBROOK ROAD
NASHUA, NH 03062
PHONE: 603-891-2007
FAX: 603-891-3597

VICMOS is a trademark of VITELIC
© Copyright 1991, Vitellic Corporation

4/92
Printed in U.S.A.

The information in this document is subject to change without notice.

VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of VITELIC.

VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.

**VITELIC**

3910 N. First Street, San Jose, CA 95134 1501 Ph: (408) 433-6000 Fax: (408) 433-

36

032166 ✓ - R