# NM27C020 2,097,152-Bit (256K x 8) UV Erasable CMOS EPROM

## **General Description**

The NM27C020 is a high performance 2,097,152-bit EPROM. It is organized as 256 K-words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature during read operations enables memory expansions up to 8 Mbits with no printed circuit board changes.

The NM27C020 provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 100 ns access time provides no-wait-state operation with high-performance CPUs. The NM27C020 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.


The NM27C020, is manufactured using National's advanced CMOS AMGTM EPROM technology.

The NM27C020 is one member of a high density National EPROM series which range in densities up to 4 Mb.

### **Features**

- High performance CMOS
- 100 ns access time
- Simplified upgrade path
  - V<sub>PP</sub> and PGM are "Don't Care" during normal read operation
- JEDEC standard pin configuration
- Manufacturer's identification code
- JEDEC standard pin configuration
- 32-pin DIP
- 32-pin PLCC

## **Block Diagram**



### Pin Names

Symbol	Description
A0-A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
XX	Don't Care (During Read)

TL/D/10835-1

http://www.national.com


1-72

6501126 0075345 T76 🖿

# **Connection Diagrams**

### **DIP Pin Configuration**

8 Mbit	4 Mbit	1 Mbit	27C512	27C256
A19	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>		
A16	A16	A16		
A15	A15	A15	A15	Vpp
A12	A12	A12	A12	A12
A7	A7	A7	A7	A7
A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
А3	A3	A3	A3	A3
A2	A2	A2	A2	A2
A1	A1	A1	A1	A1
A0	A0	AO	A0	A0
$O_0$	00	00	00	00
O <sub>1</sub>	01	01	01	Ο <sub>1</sub>
02	02	02	02	02
GND	GND	GND	GND	GND



27C256	27C512	27C010	27C040	27C080
		Vcc	Vcc	Vcc
		XX/PGM	A18	A18
Vcc	Vcc	XX	A17	A17
A14	A14	A14	A14	A14
A13	A13	A13	A13	A13
A8	A8	A8	A8	A8
A9	A9	A9	A9	A9
A11	A11	A11	A11	A11
ŌĒ	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A10	A10	A10	A10	A10
CE/PGM	CE/PGM	CE	CE/PGM	CE/PGM
07	07	07	07	07
06	06	06	06	06
O <sub>5</sub>	05	05	05	05
04	04	04	04	04
О3	О3	O <sub>3</sub>	O <sub>3</sub>	О3

TL/D/10835-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C020 pins.

### Commercial Temp. Range (0°C to $\pm$ 70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27C020 Q, V 100	100
NM27C020 Q, V 120	120
NM27C020 Q, V 150	150
NM27C020 Q, V 200	200

### Extended Temp. Range ( $-40^{\circ}$ C to $+85^{\circ}$ C) $V_{CC} = 5V \pm 10\%$


Parameter/Order Number	Access Time (ns)
NM27C020 QE, VE 100	100
NM27C020 QE, VE 150	150
NM27C020 QE, VE 200	200

Packages Types: NM27C020 Q, V

Q = Ceramic DIP


V = PLCC

### **PLCC Pin Configuration**



TL/D/10835-3

## **Ordering Information**



1-73

http://www.national.com

**1** 6501126 0075346 902 🚥

# Absolute Maximum Ratings\* (Note 1)

-65°C to +125°C Storage Temperature All Input Voltages Except A9 with

Respect to Ground (Note 10) -0.6V to +7V

VPP and A9 with Respect -0.6V to +14V

to Ground V<sub>CC</sub> Supply Voltage with

Respect to Ground -0.6V to +7V> 2000V

**ESD Protection** (MIL Std. 883C, Method 3015.2)

All Output Voltages

 $V_{CC} + 1.0V$ with Respect to Ground (Note 10) to GND - 0.6V

\*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

# Operating Range

Operating name						
Range	Temperature	Vcc	Tolerance			
Comm'l	0°C to +70°C	+ 5V	±10%			
Military	-55°C to +125°C	+5V	±10%			
Industrial	-40°C to +85°C	+5V	±10%			

# DC Read Characteristics Over Operating Range with $V_{PP} = V_{CC}$

Symbol	Parameter	Test Condition	ons	Min	Max	Units
V <sub>IL</sub>	Input Low Level			-0.5	0.8	V
V <sub>IH</sub>	Input High Level			2.0	V <sub>CC</sub> + 1	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	٧
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -400  \mu A$		3.5		٧
I <sub>SB1</sub> (Note 3)	V <sub>CC</sub> Standby Current (CMOS)	$\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$			100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (TTL)	CE = VIH			1	mA
Icc*	V <sub>CC</sub> Active Current	CE = OE = VIL	Commercial		30	
(Note 1)		Inputs = $V_{iH}$ or $V_{IL}$ I/O = 0 mA, f = 5 MHz	Industrial		30	mA
lpp	V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC}$			10	μА
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage			V <sub>CC</sub> - 0.7	Vcc	v
lլլ	Input Load Current	V <sub>IN</sub> = 5.5V or GND		-1	1	μΑ
l <sub>L</sub> O	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND		-10	10	μΑ

# AC Read Characteristics Over Operating Range with VPP = VCC


Symbol	Parameter	150		2	200	
	raidileter	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		150		200	
t <sub>CE</sub>	CE to Output Delay		150		200	
toe	OE to Output Delay		50		50	
t <sub>DF</sub> (Note 2)	Output Disable to Output Float		45		55	ns
t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE or OE, Whichever Occurred First	0		0		

<sup>\*</sup> See attached ICC vs Frequency Graphs.

http://www.national.com

1-74

6501126 0075347 849



6501126 0075348 785 |

## Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
CiN	Input Capacitance	V <sub>IN</sub> = 0V	9	15	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	15	pF

### **AC Test Conditions**

Output Load

1 TTL Gate and

0.45 to 2.4V

Input Rise and Fall Times


 $C_L = 100 \text{ pF (Note 8)}$  $\leq 5 \text{ ns}$  Timing Measurement Reference Level (Note 10)
Inputs
0.8V and 2.0V

Outputs

Input Pulse Levels

0.8V and 2.0V

## AC Waveforms (Notes 6, 7 and 9)



TL/D/10835-4

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}-t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{\text{ACC}}$ .

Note 4: The  $t_{\mbox{\footnotesize{DF}}}$  and  $t_{\mbox{\footnotesize{CF}}}$  compare level is determined as follows:

High to TRI-STATE®, the measured  $V_{OH1}$  (DC) - 0.10V; Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.10V.

Note 5: TRI-STATE may be attained using OE or CE.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to V<sub>CC</sub> + 1.0V to avoid latch-up and device damage.

Note 8: TTL Gate:  $I_{OL} =$  1.6 mA,  $I_{OH} = -400~\mu\text{A}$ .


 $C_L = 100 \text{ pF}$  includes fixture capacitance.

Note 9:  $V_{\mbox{\footnotesize{PP}}}$  may be connected to  $V_{\mbox{\footnotesize{CC}}}$  except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
t <sub>CES</sub>	CE Setup Time	OE = V <sub>IH</sub>	1			μs
t <sub>DS</sub>	Data Setup Time		1			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = V <sub>IL</sub>	0		60	ns
t <sub>PW</sub>	Program Pulse Width		95	100	105	μs
toE	Data Valid from OE	CE = VIL			100	ns
Ірр	V <sub>PP</sub> Supply Current during Programming Pulse	$\frac{\overline{CE} = V_{IL},}{\overline{PGM} = V_{IL}}$			15	mA
lcc	V <sub>CC</sub> Supply Current				20	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	°C
$V_{CC}$	Power Supply Voltage		6.0	6.25	6.5	٧
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13.0	V
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
$V_{IL}$	Input Low Voltage			0.0	0.45	٧
$V_{IH}$	Input High Voltage		2.4	4.0		٧
t <sub>IN</sub>	Input Timing Reference Voltage		0.8		2.0	٧
t <sub>OUT</sub>	Output Timing Reference Voltage		0.8		2.0	٧

# **Programming Waveforms** (Note 3)



TL/D/10835-5

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to V<sub>PP</sub> or V<sub>CC</sub>.


Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1  $\mu$ F capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings. The Min and Max limit parameters are design parameters, not tested or guaranteed.

Note 5: During power up the  $\overline{PGM}$  pin must be brought high ( $\geq V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

1-77

http://www.national.com



## **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the device are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

#### Read Mode

The part has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t\_{ACC}) is equal to the delay from  $\overline{\text{CE}}$  to output (t\_{CE}). Data is available at the outputs t\_{OE} after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least t\_{ACC}^-t\_{OE}.

### Standby Mode

The device has a standby mode which reduces the active power dissipation by over 99%, from 220 mW to 0.55 mW. The device is placed in the standby mode by applying a CMOS high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

#### **Output OR-Tying**

Because the part is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2line control function allows for:

- a. the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

### **Programming**

CAUTION: Exceeding 14V on the  $V_{\mbox{\footnotesize{PP}}}$  or A9 pin will damage the device.

Initially, and after each erasure, all bits of the device are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The part is in the programming mode when the V<sub>PP</sub> power supply is at 12.75V and  $\overline{OE}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{PGM}$  input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100  $\mu s$  pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu s$  pulse. The EPROM must not be programmed with a DC signal applied to the  $\overline{PGM}$  input. Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{PGM}$  input programs the paralleled EPROM.

#### Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  all like inputs (including  $\overline{OE}$  and  $\overline{PGM}$ ) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's  $\overline{PGM}$  input with  $\overline{CE}$  at  $V_{IL}$  and  $V_{PP}$  at 12.75V will program that EPROM. A TTL high level  $\overline{CE}$  input inhibits the other EPROMs from being programmed.

### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 12.75V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

### Mode Selection

The modes of operation of NM27C020 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

TABLE	٠Į.	Modes	: Se	lection	

Mode Pins	CE	ŌĒ	PGM	V <sub>PP</sub>	V <sub>CC</sub>	Outputs
Read	V <sub>IL</sub>	VIL	X (Note 1)	×	5.0V	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	x	х	5.0V	High-Z
Standby	$V_{1H}$	×	×	×	5.0V	High-Z
Programming	VIL	V <sub>IH</sub>	V <sub>IL</sub>	12.75V	6.25V	D <sub>IN</sub>
Program Verify	VIL	V <sub>IL</sub>	V <sub>IH</sub>	12.75V	6.25V	D <sub>OUT</sub>
Program Inhibit	VIH	×	X	12.75V	6.25V	High-Z

1-79

http://www.national.com

6501126 0075352 106 **=** 

### Functional Description (Continued)

#### Manufacturer's Identification Code

The part has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for the NM27C020 is "8F07", where "8F" designates that it is made by National Semiconductor, and "07" designates a 2 Megabit byte-wide part.

The code is accessed by applying 12.0V  $\pm 0.5$ V to address pin A9. All address and control pins are held at VIL, except A0. Address pin A0 is held at VIL for the manufacturer's code, and held at VIH from the device code. The code is read on the eight data pins, O0-O7. Proper code access is only guaranteed at 25°C ±5°C.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range. After programming, opaque labels should be placed over the device window to prevent unintentional erasure. Covering the window will also prevent temporary functional failures due to the generation of photo currents.

The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 Wsec/ cm2. The device should be placed within 1 inch of the lamp tubes during erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer. The standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

**TABLE II. Manufacturer's Identification Code** 

Pins	A0 (12)	A9 (26)	07 (21)	O6 (20)	O5 (19)	O4 (18)	O3 (17)	O2 (15)	O1 (14)	O0 (13)	Hex Data
Manufacturer Code	V <sub>IL</sub>	12V	1	0	0	0	1	1	1	1	8F
Device Code	VIH	12V	0	0	0	0	0	1	1	1	07

http://www.national.com

1-80

| 6501126 0075353 042 **==** 

