


T-39-05

POLYFET RF DEVICES**F1203**General Description

Silicon vertical DMOS designed specifically for RF applications. Immune to forward and reverse bias secondary breakdown. "POLYFET™" process features gold metal for greatly extended lifetime. Low output capacitance and high F_t enhance broad band performance.



**PATENTED GOLD METALIZED
SILICON RF POWER MOSFET**

2 WATTS TO 175 MHZ

**Single Ended
Package Style AA**

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$)

Total Device Dissipation	Junction to Case Thermal Resistance	Maximum Junction Temperature	Storage Temperature	DC Drain Current	Drain to Gate Voltage	Drain to Source Voltage	Gate to Source Voltage
60 Watts	3.12 °C/W	200 °C	-65 °C to 150 °C	2 A	45 V	45 V	40 V

RF CHARACTERISTICS (2 WATTS OUTPUT)

SYMBOL	PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNITS	CONDITIONS
G_{ps}	Common Source Power Gain	10			dB	$I_{DQ} = 0.4A, V_{DS} = 12.5V, F = 175 \text{ Mhz}$
η	Drain Efficiency		60		%	$I_{DQ} = 0.4A, V_{DS} = 12.5V, F = 175 \text{ Mhz}$
VSWR	Load Mismatch Tolerance			20 : 1	Relative	$I_{DQ} = 0.4A, V_{DS} = 12.5V, F = 175 \text{ Mhz}$

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNITS	CONDITIONS
BV_{DSS}	Drain Breakdown Voltage	40			V	$I_D = 0.05A, V_{GS} = 0V$
I_{BSS}	Zero Bias Drain Current			1	mA	$V_{DS} = 12.5V, V_{GS} = 0V$
I_{GSS}	Gate Leakage Current			1	uA	$V_{DS} = 0V, V_{GS} = 40V$
V_{GS}	Gate Bias for Drain Current	1		7	V	$I_D = 0.1A, V_{GS} = V_{DS}$
g_M	Forward Transconductance		0.8		MHO	$V_{DS} = 12.5V, I_D = 1.0A, F = 120 \text{ Hz}$
C_{iss}	Common Source Input Capacitance		40		pFD	$V_{DS} = 12.5V, V_{GS} = 0V, F = 1 \text{ MHz}$
C_{rss}	Common Source Feedback Capacitance		6		pFD	$V_{DS} = 12.5V, V_{GS} = 0V, F = 1 \text{ MHz}$
C_{oss}	Common Source Output Capacitance		30		pFD	$V_{DS} = 12.5V, V_{GS} = 0V, F = 1 \text{ MHz}$

POLYFET RF DEVICES