# Description


The CS-7100 is a voice coil power driver intended for use in 5V 2.5 inch hard disk servo systems. The CS-7100 contains the complete H-Bridge power amplifier, including the 4 power transistors, and all

control functions. Head retraction circuitry is provided to allow for a controlled shutdown of the drive. Power Fault, Over Velocity Fault, and Thermal Fault Detection are also included.

# **Absolute Maximum Ratings**

$V_{CC_1}$ , $V_{CC_2}$	10V
Auxiliary Supply, V <sub>AUX</sub>	17V
Logic Input Voltage	0.3V to V <sub>AUX</sub>
Logic Output Voltage	0.3V to 17V
Maximum Junction Temperature	
Maximum Power Dissipation	700mW
H-Bridge Output Current	
Storage Temperature	65°C to +150°C
Operating Temperature	

### **Block Diagram**



# **Features**

Single 5 Voit Power Supply Full 250mA H-Bridge

On Chip Transient Protection

Low System Offset Current (<1mA)

Low Supply Current (6mA)

Low Current Standby Mode

All Amplifiers Internally Compensated

No Crossover Distortion

Timed Stop/Retract/Brake Sequence

Programmable Retract Voltage

Programmable System Bandwidth


**Bandgap-based Power Fault Detector** 

Over Velocity Detection

On Chip Thermal Protection

# **Package Options**

28 Lead SO





Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818 Tel: (401)885-3600 Fax (401)885-5786 Telex Wwigen Data Sheet 4U.com

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UN
Power Supply					-
Supply Voltage Range	· · · · · · · · · · · · · · · · · · ·	4.5	5.0	5.5	V
$V_{CC_1}$ and $V_{CC_2}$		1.0	0.0	0.0	•
Total Supply Current					
$(I_{CC} + I_{AUX})$					
$V_{\text{ENABLE}} = 2.0V$			6.0	15.0	
(Track Following) V <sub>ENABLE</sub> = 0.8V			6.0	15.0 2.0	m. m.
Auxiliary Voltage, V <sub>AUX</sub>		2.0		15	V
Auxiliary Current, I <sub>AUX</sub>		2.0		15	
$V_{CC} = 0$ , $V_{AUX} = 5.0V$				15	m.
Logic I/O					
Logic HI Input Current	$V_{IN} = 2.0V$			100	μΑ
Logic LOW Input Current	$V_{IN} = 0.8V$			-100	$\mu A$
Logic HI Input Voltage	in ois .		1.5	2.0	V
Logic LOW Input Voltage		0.8	1.5	2.0	V
BRAKE	$I_{OUT} = 100 \mu A$		1.5	0.4	V
FAULT	$I_{OUT} = 100 \mu A$			0.4	V
PWRFAULT	$I_{OUT} = 100 \mu A$			0.4	V
Voltage Reference					
$V_{REF}$		2.40	2.50	2.60	V
Output Current		2.0			m.
PSRR		40			dB
Closed Loop System (R <sub>SENS</sub>	$_{ m SE} = 2\Omega$ )				
Transconductance					
(Buffer amplifier set for Gair	n = 1.0)				
$(T_A = 25^{\circ}C)$ $I_{OUT} = 200\text{mA}$		100	200	210	
IOUT = 200IIIA		190	200	210	m.A
$(T_A = 0 \text{ to } 70^{\circ}\text{C})$					
$I_{OUT} = 200 \text{mA}$		186	200	214	m.A
Output Offset Current	$T_A = 25^{\circ}C$			1.0	m.
Output Offset Current	$T_A = 0$ to $70^{\circ}$ C			1.25	m.
Input Voltage Range		0.00		3.50	V
Frequency Response		30			kH
H-Bridge Amplifier					
Voltage Gain			14		V/
Frequency Response		60			kH
Bridge Output Current		250			m/
•			2		m/
Quiescent Bias Current					
(per Side) Bridge Saturation Voltage,				0.25	V

PARAMETER	TEST COMPUTIONS	MIN	703/43	N/AN/	T. 73 7 7 7 7
<u> </u>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
H-Bridge Amplifier (continu	ued)				
Bridge Saturation Voltage, $I_{OUT}$ =200mA, ( $T_A$ = 0 to 70°C	2)			0.60	V
Thermal Shutdown Temp.			150		°C
Buffer Amplifier					
Open Loop Gain		60			dB
Input Offset Voltage				5	mV
Input Bias Current				5.0	μΑ
Unity Gain Bandwidth		300	500		$kH_Z$
PSRR		50			dB
Input Common Mode Range		0.0		3.5	V
Output Voltage Range		0.1		3.5	V
Current Sensing Amplifier					
Closed Loop Gain	$V_{IN} = (V_{OUT}) - (SENSE)$	1.45	1.50	1.55	V/V
Input Offset Voltage				5	mV
Voltage Sensing Amplifier					
Closed Loop Gain	$V_{IN} = (V_{OUT}) - (SENSE)$	0.322	0.333	0.344	V/V
Input Offset Voltage				5	mV
Sum/Integrator Amplifier					
Open Loop Gain		60			dB
Unity Gain Bandwidth		300	500		$kH_Z$
Input Offset Voltage				5	mV
Common Mode Range		0.5		4.0	V
Fault Comparator			•		
Upper Threshold $V_{\mathrm{UPPER}}$ - $V_{\mathrm{REF}}$	$T_A = 25^{\circ}C$	0.63	0.70	0.77	V
Lower Threshold V <sub>REF</sub> - V <sub>LOWER</sub>	$T_A = 25^{\circ}C$	0.63	0.70	0.77	V
Temperature Coefficient			-0.33		%/C
Power Fault Level					
V <sub>PWRFLT</sub>		3.75	4.00	4.25	V
Hysteresis			100	200	mV
Power Fault Timer					
Charging Current		0.6	1.0	1.4	μA
Park Voltage Threshold			0.55		V
Brake Voltage Threshold			1.10		V

Electrical Characteristics: continued					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Head Park					
$V_{PARK}$	$R_{PARK} = 5k\Omega$	0.4	0.5	0.6	V
Output Current		10			mA
Head Brake					
V <sub>OUT</sub> +	$I_{OUT} = 50 \text{mA}$			0.3	V
V <sub>OUT</sub> -	$I_{OUT} = 50 \text{mA}$			0.3	V

Package Pin Description				
PACKAGE PIN #	PIN SYMBOL	FUNCTION		
28 Lead SO				
17	$V_{CC_1}$	Positive power supply, 4.5V to 5.5V.		
13	$Gnd_1$	Analog ground.		
6	$V_{AUX}$	Auxiliary power supply for head park during supply line failure.		
1	$V_{CC_2}$	Positive power supply for the H-Bridge driver.		
5	$Gnd_2$	Ground for the H-Bridge driver.		
24	$Gnd_3$	Ground for the H-Bridge driver.		
9	$V_{REF}$	Internal voltage reference for external DAC.		
7	$V_{PARK}$	Voltage that is programmed by an external resistor and is applied across the VCM during park.		
12	BUF <sub>OUT</sub>	Output of the buffer amplifier and input to the transconductance amplifier.		
10	BUF-	Negative input to the buffer amplifier.		
11	BUF+	Positive input to the buffer amplifier.		
23	ENABLE	Digital input to select standby of full power mode.		
8	$C_{ m DELAY}$	A timing pin where an external capacitor sets the park and spin brake intervals.		
25	FAULT	Open collector NPN output. A digital output signaling an over velocity or a thermal fault condition. Reset by the ENABLE pin.		
27	BRAKE	Open collector NPN output. A digital output to brake the spin motor. High indicates brake.		
4	<b>PWRFAULT</b>	Open Collector NPN output. Low indicates power fault.		
21	INT <sub>OUT</sub>	Output of the velocity integration amplifier.		
22	INT-	Negative input of the velocity integration amplifier.		
20	$V_{SENSE}$	Output of the amplifier sensing the total bridge voltage.		
19	$I_{SENSE}$	Output of the amplifier sensing the VCM current.		
14	IN-	Negative input of the transconductance amplifier.		
15	IN+	Positive input of the transconductance amplifier.		
2	$V_{OUT}$ -	Negative output of H-Bridge.		
28	$V_{OUT}$ +	Positive output of H-Bridge.		
18	SENSE	Current sense input from the current sense resistor.		
16	COMP	Compensation node for the transconductance amplifier.		
3, 26	NC	No connection.		

#### Circuit Description

#### **Power Supply**

Power supply pins  $V_{CC_1}$  and  $V_{CC_2}$  must be connected together externally.  $V_{AUX}$  can be connected to  $V_{CC}$  or to a Park voltage source. During normal operation where the Park source is not active, the  $V_{AUX}$  is internally powered from the  $V_{CC}$  line.  $Gnd_1$ ,  $Gnd_2$ , and  $Gnd_3$  must all be connected to system ground.

# **Over Velocity Control**

The over velocity control loop consists of three operational amplifiers and a dual level detector with internally controlled thresholds. One amplifier provides a voltage which tracks the VCM current, one amplifier provides a voltage which tracks the H-Bridge output voltage. The third amplifier is configured as a summer or an integrator. The output of the integrator is compared to preset limits, and when an over velocity condition occurs, a latched state is set that shuts down the power amplifier and initiates a head brake. This latched condition can be reset by toggling the ENABLE pin low then high.

The current sensing amplifier provides a voltage which is 1.5 times the voltage across  $R_{\text{SENSE}}$  and is referenced to  $V_{\text{REF}}$ . The gain of this amplifier is set by internal resistors.

The voltage sensing amplifier provides a voltage which is one third the voltage across the H-Bridge and is referenced to  $V_{\text{REF}}$ . The gain of this amplifier is set by internal resistors.

The integrator amplifier is configured to sum and integrate the voltages from the voltage and current sensing amplifiers and provide an output to the comparators. External components control the gain and time constant of the integrator.

The fault comparator is used to compare the output of the integrator amplifier to a pair of voltages that represent over velocity. If either limit is exceeded, the fault latch is set and a head brake is initiated. The comparator threshold voltage is set internally.

#### Transconductance Loop

The transconductance loop consists of a full H-Bridge output stage, a low offset error amplifier, precision internal gain setting resistors, and an input buffer amplifier. A single current sense resistor is used to set the transconductance.

The buffer amplifier is a low offset operational amplifier which can be configured as a gain stage or as a second order low pass filter.

The error amplifier is a low offset operational amplifier. Access is provided to all three terminals to allow programming of the overall system response.

The power amplifier is a full H-Bridge with 250mA capability, and built in transient protection diodes. The differential voltage gain is 14. Class AB bias is used to eliminate crossover distortion.

The power amplifier is protected from overload by thermal shutdown circuitry. Should a thermal overload occur, the H-Bridge amplifier will turn off until the ENABLE line is toggled low then high.

#### **Power Fault Detector**

The power fault detector monitors the  $V_{CC}$  line. Should an under voltage condition occur, the PWRFAULT will switch low and a timed sequence will begin. First a head brake will occur, then a head park will occur and finally the BRAKE will switch high initiating a spin brake. If the power recovers during the sequence, the head brake and park will complete their cycles, but the spin brake will be cancelled.

#### **Power Fault Timer**

The power fault timer uses an internally generated charge current and an external capacitor to control the timing of the head brake, park and spin brake sequence. Two threshold levels are used to create three time sequences. While the capacitor is charging to the first level, a head brake is initiated by turning on both H-Bridge NPN power transistors. While the capacitor voltage is between the first and second levels, a head park is initiated by turning on one H-Bridge NPN power transistor and applying a controlled voltage to the other side of the VCM. When the capacitor voltage exceeds the second threshold, a spin brake is initiated by turning off the BRAKE output. The timer will remain in this state until the  $\rm V_{CC}$  line recovers to a level above  $\rm V_{FAULT}$ .

Should the power recover while the timer is in the head brake or head park sequence, the timer will complete the head brake and park, but the spin brake will be cancelled. If the power recovers while the timer is in a spin brake mode, the brake will be released.

Head park can only occur due to a power fault. During head park, one side of the H-Bridge is pulled low and a voltage that is set at the  $V_{PARK}$  pin is applied across the VCM.

The head brake is implemented by turning on both H-Bridge NPN power transistors. The head brake is turned on by a power fault, an over velocity fault or a thermal shutdown fault. In the case of a thermal shutdown fault, the brake turns on after the chip has cooled below the thermal shutdown temperature.

#### Logic

The ENABLE pin is used to select full power mode or standby mode. When ENABLE is high, the circuit is in the full power mode. When ENABLE is low, the circuit is in a standby mode with only the logic powered.

The BRAKE output is an open collector NPN transistor which is intended to drive an external FET spin brake circuit.


The FAULT line is an open collector NPN transistor which is intended to provide a system reset.

The PWRFAULT line is an open collector NPN transistor which indicates a low power condition.

### Voltage Reference

A bandgap voltage source is used to provide the reference for the power fault detector and for the 2.5V transconductance reference voltage.


## **Application Diagram**




# Package Specification

#### PACKAGE DIMENSIONS IN mm (INCHES) PACKAGE THERMAL DATA D Thermal Data 28 Lead **SODW Lead Count** Metric **English** $R\Theta_{IC}$ 15 °C/W typ Max Min Max Min $R\Theta_{IA}$ 75 °C/W typ 28 Lead SO 18.06 17.81 .711 .701

### 28 Lead SO





### **Ordering Information**

Part Number CS-7100DW28

Description SO Wide

# Preliminary

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.



Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818 Tel: (401)885-3600 Fax (401)885-5786

Telex WUI 6817157 WWW.DataSheet4U.com

© 1992 Cherry Semiconductor Corporation