

July 1990

DESCRIPTION

The SSI 75T981 and SSI 75T982 Precise Call Progress Tone Detector circuits enable automatic monitoring of tones in dial telephone systems for the purpose of routing calls. Built using CMOS switched capacitor technology, each has four independent channels for detecting precise tones in the 305 to 640 Hz range. The outputs of the channels have a response related to the respective tone durations.


The SSI 75T981 and SSI 75T982 are identical except for the tones detected. The SSI 75T981 will decode 350Hz, 400Hz, 440Hz and 480Hz. The SSI 75T982 will decode 350Hz, 440Hz, 480Hz and 620Hz tones.

FEATURES

- Detects & decodes precise tones throughout 305-640 Hz telephone progress band
- 35 dB dynamic range
- Single supply CMOS (low power)
- Adjustable gain sensitivity
- Supply range 4.75 to 5.5 VDC
- Uses 3.58 MHz crystal
- Three-state outputs
- Standard 22-pin DiP
- Second source to Teltone M981 and M982

BLOCK DIAGRAM

PIN DIAGRAM



CAUTION: Use handling procedures necessary for a static sensitive component.

0790 - rev.

4-53

CIRCUIT OPERATION

The functional block diagram is shown on page 1. Channels 1 and 2, and 3 and 4 are multiplexed. respectively as shown. Each channel starts with a 4pole band-pass filter that reduces the amplitude of the out-of-band signals. The output of the front-end filter is fed into two circuits, one being a zero-crossing detector which functions as a limiter-AGC, and the other being a circuit that controls the level of the interference floor based on the level of the incoming signal. The output of the ZCD, and energy-limited signal, is fed into a peak-to-peak detector that determines if the precise frequency is present by checking the amplitude of the signal from the back-end filter. Pulses from the peakto-peak detector, which indicate the presence of the precise tone, are counted to time the duration of the input pulsed-tone. If the criteria of the specifications are met, the appropriate detect output goes to the high state. As shown in the block diagram, all circuitry after the front-end filters is multiplexed. A digital demultiplexer follows the P-P detector to provide the four distinct outputs.

SIGIN

The input signal is applied to the SIGIN pin and is AC-coupled into the front-end filters. The SSI 75T981 and SSI 75T982 can amplify a low level signal by 10 dB when the XRANG pin is held low.

DET OUTPUTS & OE

Outputs DET1-4 are CMOS push-pull when enabled (OE="1") and high impedance when disabled

(OE="0"). A "1" on a DET pin indicates that the appropriate valid tone pulse was detected (see Table 1). Detect timing is shown in Figure 1.

STROBE & EN

The STROBE pin is the logical OR of the DETn outputs and will indicate when any one of the four call progress tones has been detected. STROBE is unaffected by OE but goes to a high impedance state when EN="0".

XIN, XOUT & X358

Internal timing and clocks are derived form the 3.58 MHz clock. The SSI 75T981 and SSI 75T982 contain an on-board inverter with sufficient gain to provide oscillation when connected to a low cost "colorburst" crystal. The crystal is connected between XIN and XOUT. A 1M Ω 10% resistor is also connected between these pins. In this mode, X358 is a clock frequency output available to drive other parts requiring the same frequency.

The part will also operate with an external digital clock (duty cycle 40% to 60%).

VREF

Internal analog signal reference voltage. Noise or interference coupled onto this pin may degrade chip functionality.

TST1 & TST2

Manufacturer's special test pins. These pins should be left floating, not grounded.




FIGURE 1: Timing Diagram

4-54

0790 - rev.

TIMING CHARACTERISTICS

 $(Ta = 25^{\circ}C, VDD-Vss = 4.75V to 5.5V)$

PARAMETER		CONDITIONS	MIN	MAX	UNITS
t _{DD}	Signal Duration for Detection	In band, see Electrical Char.	200	-	ms
t _{oo}	Time to Output	In band, see Electrical Char.	-	200	ms
t _B	Bridge Time	In band, see Electrical Char.	-	30	ms
t _{ID}	Signal Duration for Rejection	Noise at SIGIN: -50 dBm, 0.2-3.4 kHz	-	160	ms
t _{RD}	Time to Release	Noise at SIGIN: -50 dBm, 0.2-3.4 kHz	-	200	ms
t _{IL}	Interval Duration for Detection of Both Signals	High to Low; High = 0 dBm, Low = -25 dBm	1	-	sec
t _{EN}	DETn Pin Enable Time, Z to Low or High	CL = 50 pF, RL = 100 kΩ	-	450	ns
t _{os}	DETn pin Disable Time, Low or High to Z	$C_L = 50 \text{ pF}, R_L = 100 \text{ k}\Omega$	-	450	ns

TABLE 1: Frequency Detection

SIGNAL PF	SIGNAL PRESENT (fo)		DET2	DET3	DET4	OE	STROBE	EN
75T981	75T982							
350 Hz	350 Hz	1	Х	×	Х	1	1	1
400 Hz	620 Hz	х	1	х	х	1	1	1
440 Hz	440 Hz	X	х	1	х	1	1	1
480 Hz	480 Hz	×	х	×	1	1	1	1
Other I	n-Band	0	0	0	0	1	0	1
A	ny		High Im	pedance		0	0	0

Note: Out-of-band tones may cause short detect pulses if at sufficient amplitude and pulsed duration.

ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le Ta \le 70^{\circ}C)$

PARAMETER	CONDITIONS	MIN	MAX	UNITS	
VDD		4.75	5.5	٧	
Oscillator Frequency Deviation	At XOUT from 3.57959 MHz	-0.01	+0.01	%	
Power Supply Noise	0.1 - 5 kHz	<u> </u>	20	m∨pp	
Current Drain	VDD=5.5V, Ta = 0°C	-	30	mA	
Must Detect Signal					
Frequency Range		-1.0	+1.0	% of fo	
Level (see Note 2)	XRANG=0; In-Band, see Table 1	-35	-10	dBm	
	XRANG=1; In-Band, see Table 1	-25	0	dBm	
Must Reject Signal Level	XRANG=0; Noise at SIGIN: -50dBm, 0.2 - 3.4 kHz	-	60	dBm	
	XRANG=1; Noise at SIGIN: -50dBm, 0.2 - 3.4 kHz	-	– 50	dBm	
Level Skew Between Adjacent In-Band Signals for Detection of both	see Note 4	-	6	dB	
Steady State Response Must Reject Level	f < f0 - 5% or $f > f$ 0 + 5% see Timing Characteristics & Note 3	-	0	dBm	
SIGIN Pin					
Voltage Range		VDD - 10	VDD	V	
Input Impedance	Resistance; f = 500 Hz	80		kΩ	
	Capacitance	_	15	pF	
Gain	XRANG=0	9.9	10.1	dB	
XRANG Pin					
VIL		-	0.5	V	
VIH		VDD - 2.0	-	V	
Pullup Current	XRANG=VSS	-	-10	μА	
Detect Pins, DETn					
VOL	ISINK = -1mA	-	0.5	V	
VOH	ISOURCE = 1mA	VDD - 0.5	-	V	
IOZ	VO = VDD, VSS	-	1	μА	

ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	CONDITIONS	MIN	MAX	UNITS			
STROBE Pin							
VOL	ISINK = -1 mA	<u>-</u>	0.5	V			
VOH	ISOURCE = 1 mA	VDD - 0.5	-	٧			
OE, EN Pins							
VIL		-	0.5	٧			
VIH		VDD - 2.0	-	>			
Pullup Current	OE, EN = VSS	-	-10	μΑ			
External Clock							
VIL	XOUT Open	-	0.2	V			
VIH	XOUT Open	VDD - 0.2	-	٧			
Duty Cycle	XOUT Open	40	60	%			
XIN, XOUT Loading							
Capacitance	Crystal oscillator active	-	10	рF			
Resistance	Crystal oscillator active	20	-	MΩ			
X358 Pin (CL = 20 pF)							
VOL	ISINK = -10 μA	-	0.2	٧			
VOH	ISOURCE = 10 μA	VDD - 0.2	-	V			
Duty Cycle		40	60	%			

Notes:

- All parameters are specified at VDD = 5 volts and XRANG at a logical "high" state, which implies unity frontend gain. Power levels in dBm are referenced to 600Ω.
- A post-filter AGC is employed to enhance end-of-tone detection for high-level signals. A drop in amplitude of the input tone may cause an end-of-tone (interval) indication.
- Large input voltage transients may cause excessive ringing in the highly selective filter, causing spurious detection. The detects are not considered as incorrect circuit operation.
- 4. Any tone 40 Hz 1% from fo must adhere to this specification, where fo is defined in Table 1.

0790 - rev.

ABSOLUTE MAXIMUM RATINGS

(Operation above absolute maximum ratings may damage the device.)

PARAMETER	CONDITIONS	RATING
DC Supply Voltage	VDD - Vss	+7V
Input Voltage	All inputs except SIGIN	Vss - 0.3V to Vpp + 0.3V
SIGIN Voltage		V _{DD} – 18V to V _{DD} + 0.3V
Storage Temperature		-65°C to 150°C
Operating Temperature		0°C to 70°C
Lead Temperature	Soldering, 10 sec.	260°C

NORMAL CALL PROGRESS TONES AND SEQUENCE (Refer to Figure 2.)

TONE	FREQUENCY (Hz)	CADENCE
Precision Dial Tone	350 + 440	Continuous
Old Dial Tones	600 + 120 or 133 and other combinations	Continuous
Precision Busy	480 +620	0.5 s on 0.5 s off
Old Busy	600 +120	0.5 s on 0.5 s off
Precision Reorder	480 +620	0.3 s on local 0.2 s off reorder
Old Reorder	600 +120	0.2 s on toll 0.3 s off reorder 0.25 s on toll 0.25 s off local
Precision Audible Ringback	440 +480	2 s on 4 s off
Old Audible Ringback	420 +40 and other combinations	2 s on 4 s off





FIGURE 2: Normal Call Progress Tones and Sequence

0790 - rev. 4-59

PACKAGE PIN DESIGNATIONS

(TOP VIEW)



22 - PIN DIP

ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 75T981 22-Pin Plastic DIP	75T981-CP	75T981-CP
SSI 75T982 22-Pin Plastic DIP	75T982-CP	75T982-CP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, (714) 731-7110, FAX: (714) 573-6914