

### FEATURES

- 1,048,576 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption:
  - Operating: 275 mW (MAX.)
  - Standby: 500 µW (MAX.)
- Programmable output enable
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
  - 32-pin, 600-mil DIP
  - 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

### DESCRIPTION

The LH538100 is a mask-programmable ROM organized as 1,048,576 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

### PIN CONNECTIONS





Figure 1. Pin Connections for DIP and SOP Packages



538100-2

Figure 2. LH538100 Block Diagram

**PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>19</sub>	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE	Chip Enable input	

**NOTE:**

1. The active level of OE/OE is mask programmable.

SIGNAL	PIN NAME	NOTE
OE/OE	Output Enable input	1
V <sub>CC</sub>	Power supply (+5 V)	
GND	Ground	

**TRUTH TABLE**

<b>CE</b>	<b>OE/OE</b>	<b>MODE</b>	<b>D<sub>0</sub> - D<sub>7</sub></b>	<b>SUPPLY CURRENT</b>
H	X	Non selected	High-Z	Standby (I <sub>SB</sub> )
L	L/H	Non selected	High-Z	Operating (I <sub>CC</sub> )
L	H/L	Selected	D <sub>OUT</sub>	Operating (I <sub>CC</sub> )

**NOTE:**

X = H or L

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V	
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> +0.3	V	1
Output voltage	V <sub>OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V	
Operating temperature	T <sub>OPR</sub>	0 to +70	°C	
Storage temperature	T <sub>STG</sub>	-55 to +150	°C	

**NOTE:**

1. The maximum applicable voltage on any pin with respect to GND.

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V

**DC CHARACTERISTICS (V<sub>CC</sub> = 5 V ± 10%, T<sub>A</sub> = 0 to +70°C)**

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V <sub>IL</sub>		-0.3		0.8	V	
Input "High" voltage	V <sub>IH</sub>		2.2		V <sub>CC</sub> +0.3	V	
Output "Low" voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	2.4			V	
Input leakage current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			10	μA	
Output leakage current	I <sub>LO</sub>	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>			10	μA	1
Operating current	I <sub>CC1</sub>	t <sub>RC</sub> = 200 ns			50	mA	2
	I <sub>CC2</sub>	t <sub>RC</sub> = 1 μs			40		
	I <sub>CC3</sub>	t <sub>RC</sub> = 200 ns			45	mA	3
	I <sub>CC4</sub>	t <sub>RC</sub> = 1 μs			35		
Standby current	I <sub>SB1</sub>	CE = V <sub>IH</sub>			3	mA	
	I <sub>SB2</sub>	CE = V <sub>CC</sub> - 0.2 V			100	μA	

**NOTES:**

1. CE = V<sub>IH</sub> or OE/OE = V<sub>IL</sub>/V<sub>IH</sub>
2. V<sub>IN</sub> = V<sub>IH</sub>/V<sub>IL</sub>, CE = V<sub>IL</sub>, outputs open
3. V<sub>IN</sub> = (V<sub>CC</sub> - 0.2 V) or 0.2 V, CE = 0.2 V, outputs open

AC CHARACTERISTICS (V<sub>CC</sub> = 5 V ± 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t <sub>RC</sub>	200			ns	
Address access time	t <sub>AA</sub>			200	ns	
Chip enable time	t <sub>ACE</sub>			200	ns	
Output enable time	t <sub>OE</sub>	10		80	ns	
Output hold time	t <sub>OH</sub>	5			ns	
CE to output in High-Z	t <sub>CHZ</sub>			70	ns	1
OE to output in High-Z	t <sub>OHZ</sub>			70	ns	

## NOTE:


1. This is the time required for the outputs to become high-impedance.

## AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

CAPACITANCE (V<sub>CC</sub> = 5 V ± 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	C <sub>IN</sub>			10	pF
Output capacitance	C <sub>OUT</sub>			10	pF




NOTE: Data becomes valid after the intervals t<sub>AA</sub>, t<sub>ACE</sub>, and t<sub>OE</sub> from address input, chip enable or output enable, respectively have been met.

538100-3

Figure 3. Timing Diagram

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

**ORDERING INFORMATION**

CMOS 8M (1M × 8) Mask Programmable ROM

**Example:** LH538100D-20 (CMOS 8M (1M × 8) Mask Programmable ROM, 200 ns, 32-pin, 600-mil DIP)

538100-4