

LH52CV1000

CMOS 1M (128 × 8) Static Ram

FEATURES

- Access time: 85 ns (MAX.)
- Current consumption:
 - Operating: 30 mA (MAX.)
 - 5 mA (MAX.) (t_{RC} , $t_{WC} = 1 \mu s$)
 - Standby: 30 μA (MAX.)
- Data Retention:
 - 0.5 μA (Typ. $V_{CCDR} = 3 V$, $t_A = 25^\circ C$)
- Single power supply: 2.7 V to 3.6 V
- Operating temperature: $-25^\circ C$ to $+85^\circ C$
- Fully-static operation
- Three-state output
- Not designed or rated as radiation hardened
- Package: 32-pin TSOP
- N-type bulk silicon

DESCRIPTION

The LH52CV1000 is a static RAM organized as $131,072 \times 8$ bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for TSOP Package




Figure 2. LH52CV1000 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ – A ₁₆	Address inputs
$\overline{\text{CE}}_1$	Chip enable 1
CE ₂	Chip enable 2
$\overline{\text{WE}}$	Write enable
OE	Output enable

SIGNAL	PIN NAME
I/O ₁ – I/O ₈	Data inputs and outputs
V _{CC}	Power supply
GND	Ground
NC	No connection

TRUTH TABLE

\overline{CE}_1	CE_2	\overline{WE}	\overline{OE}	MODE	I/O ₁ – I/O ₈	SUPPLY CURRENT	NOTE
H	—	—	—	Standby	High impedance	Standby (I _{SB})	1
—	L	—	—				
L	H	L	—	Write	Data input	Active (I _{CC})	1
L	H	H	L	Read	Data output	Active (I _{CC})	—
L	H	H	H	Output disable	High impedance	Active (I _{CC})	—

NOTE:

1. — = Don't care
L = Low
H = High

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.5 to +4.6	V	1
Input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V	1, 2
Operating temperature	T _{OPR}	-25 to +85	°C	—
Storage temperature	T _{STG}	-55 to +150	°C	—

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.
2. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

RECOMMENDED DC OPERATING CONDITIONS (T_A = -25°C to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V _{CC}	2.7	3.0	3.6	V	—
Input voltage	V _{IH}	2.0	—	V _{CC} + 0.3	V	—
	V _{IL}	-0.3	—	0.8	V	1

NOTE:

1. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

DC ELECTRICAL CHARACTERISTICS (T_A = -25°C to +85°C, V_{CC} = 2.7 V to 3.6 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	I _{LI}	V _{IR} = 0V to V _{CC}	-1.0	—	1.0	μA
Output leakage current	I _{LO}	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{I/O} = 0 V to V _{CC}	-1.0	—	1.0	μA
Operating supply current	I _{CC}	$\overline{CE}_1 = V_{IL}$, V _{IN} = V _{IL} or V _{IH} CE ₂ = V _{IH} , I _{I/O} = 0 mA	—	—	30	mA
	I _{CC1}	$\overline{CE}_1 = 0.2$ V, V _{IN} = 0.2 V or V _{CC} - 0.2 V CE ₂ = V _{CC} - 0.2 V, I _{I/O} = 0 mA	—	—	5	
Standby current	I _{SB}	\overline{CE}_1 , CE ₂ ≥ V _{CC} - 0.2 V or CE ₂ ≤ 0.2 V	—	—	30	μA
	I _{SB1}	$\overline{CE}_1 = V_{IH}$ or CE ₂ = V _{IL}	—	—	0.5	mA
Output voltage	V _{OL}	I _{OL} = 2.1 mA	—	—	0.4	V
	V _{OH}	I _{OH} = -1.0 mA	2.2	—	—	V

AC ELECTRICAL CHARACTERISTICS**AC Test Conditions**

PARAMETER	MODE	NOTE
Input pulse level	0.6 V to 2.2 V	—
Input rise and fall time	5 ns	—
Input and output timing Ref. level	1.5 V	—
Output load	1 TTL + C _L (100 pF)	1

NOTE:

1. Including scope and jig capacitance.

READ CYCLE (T_A = -25°C to +85°C, V_{CC} = 2.7 V to 3.6 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	85	—	ns	—
Address access time	t _{AA}	—	85	ns	—
CE ₁ access time	t _{ACE1}	—	85	ns	—
CE ₂ access time	t _{ACE2}	—	85	ns	—
Output enable to output valid	t _{OE}	—	45	ns	—
Output hold from address change	t _{OH}	10	—	ns	—
CE ₁ Low to output active	t _{LZ1}	10	—	ns	1
CE ₂ High to output active	t _{LZ2}	10	—	ns	1
OE Low to output active	t _{OLZ}	0	—	ns	1
CE ₁ High to output in High impedance	t _{HZ1}	0	30	ns	1
CE ₂ Low to output in High impedance	t _{HZ2}	0	30	ns	1
OE High to output in High impedance	t _{OHZ}	0	30	ns	1

NOTE

1. Active output to High impedance and High impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

WRITE CYCLE (T_A = -25°C to +85°C, V_{CC} = 2.7 V to 3.6 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	t _{WC}	85	—	ns	—
CE ₁ Low to end of write	t _{CW1}	75	—	ns	—
CE ₂ High to end of write	t _{CW2}	75	—	ns	—
Address valid to end of write	t _{AW}	70	—	ns	—
Address setup time	t _{AS}	0	—	ns	—
Write pulse width	t _{WP}	60	—	ns	—
Write recovery time	t _{WR}	0	—	ns	—
Input data setup time	t _{DW}	35	—	ns	—
Input data hold time	t _{DH}	0	—	ns	—
WE High to output active	t _{OW}	0	—	ns	1
WE Low to output in High impedance	t _{WZ}	0	30	ns	1
OE High to output in High impedance	t _{OHZ}	0	30	ns	1

NOTE

1. Active output to High impedance and High impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

DATA RETENTION CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP	MAX.	UNIT	NOTE
Data retention supply voltage	V _{CCDR}	CE ₂ ≤ 0.2 V or CE ₁ ≥ V _{CCDR} − 0.2 V		2.0	—	3.6	V	1
Data retention supply current	I _{CCDR}	V _{CCDR} = 3.0 V CE ₂ ≤ 0.2 V or CE ₁ ≥ V _{CCDR} − 0.2 V	T _A = 25°C	—	0.5	1.0	μA	1
			T _A = 40°C	—	—	3.0		
							25	μA
Chip enable setup time	t _{CDR}	—		0	—	—	ns	—
Chip enable hold time	t _R	—		t _{RC}	—	—	ns	3

NOTES:

1. $CE_2 \geq V_{CCDR} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$
2. Typical values at $T_A = 25^\circ\text{C}$
3. Read cycle

PIN CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$	—	—	6	pF	1
I/O capacitance	$C_{I/O}$	$V_{I/O} = 0\text{ V}$	—	—	8	pF	1

NOTE:

1. This parameter is sampled and not production tested.






Figure 3. Read Cycle



52CV1000-4



Figure 4. Write Cycle (OE Controlled)

**NOTES:**

1. A write occurs during the overlap of a LOW \overline{CE}_1 , a HIGH CE_2 and a LOW \overline{WE} . A write begins at the latest transition among \overline{CE}_1 going LOW, CE_2 going HIGH and \overline{WE} going LOW. A write ends at the earliest transition among \overline{CE}_1 going HIGH, CE_2 going LOW and \overline{WE} going HIGH. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of \overline{CE}_1 going LOW or CE_2 going HIGH to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at \overline{CE}_1 or \overline{WE} going HIGH. t_{WR2} applies in case a write ends at CE_2 going LOW.
5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
6. If \overline{CE}_1 goes LOW simultaneously with \overline{WE} going LOW or after \overline{WE} going LOW, the outputs remain in high impedance state.
7. If \overline{CE}_1 goes HIGH simultaneously with \overline{WE} going HIGH or before \overline{WE} going HIGH, the outputs remain in high impedance state.

52CV1000-5

Figure 5. Write Cycle (OE Low Fixed)

\overline{CE}_1 CONTROL (NOTE) **CE_2 CONTROL**


NOTE: To control the data retention mode at \overline{CE}_1 , fix the input level of CE_2 between V_{CCDR} and $V_{CCDR} - 0.2 \text{ V}$ or 0 V to 0.2 V during the data retention mode.

52CV1000-6

**Figure 6. Data Retention
(CE_1 Controlled)**

PACKAGE DIAGRAM

32TSOP (Type I) (TSOP32-P-0820)



DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
 MINIMUM LIMIT

32TSOP

ORDERING INFORMATION

<u>LH52CV1000</u>	<u>T</u>	<u>- ##</u>	<u>LL</u>
Device Type	Package	Speed	Power
			Low-Low power standby
		85 Access Time (ns)	
	32-pin, 8 x 20 mm ² TSOP (TSOP32-P-0820)		
CMOS 1M (124K x 8) Static RAM			

Example: LH52CV1000T-85LL (CMOS 1M (124K x 8) Static RAM, 85 ns, Low-Low power standby, 32-pin TSOP)

52CV1000-7