May 1991

DP8420V/21V/22V-33, DP84T22-25 microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers

General Description

The DP8420V/21V/22V-33, DP84T22-25 dynamic RAM controllers provide a low cost, single chip interface between dynamic RAM and all 8-, 16- and 32-bit systems. The DP8420V/21V/22V-33. DP84T22-25 generate all the required access control signal timing for DRAMs. An on-chip refresh request clock is used to automatically refresh the DRAM array. Refreshes and accesses are arbitrated on chip. If necessary, a WAIT or DTACK output inserts wait states into system access cycles, including burst mode accesses. RAS low time during refreshes and RAS precharge time after refreshes and back to back accesses are quaranteed through the insertion of wait states. Separate on-chip precharge counters for each RAS output can be used for memory interleaving to avoid delayed back to back accesses because of precharge. An additional feature of the DP8422V. DP84T22 is two access ports to simplify dual accessing. Arbitration among these ports and refresh is done on chip. To make board level circuit testing easier the DP84T22 incorporates TRI-STATE® output buffers.


Features

- On chip high precision delay line to guarantee critical DRAM access timing parameters
- microCMOS process for low power
- High capacitance drivers for RAS, CAS, WE and DRAM address on chip
- On chip support for nibble, page and static column DRAMs
- TRI-STATE outputs (DP84T22 only)
- Byte enable signals on chip allow byte writing in a word size up to 32 bits with no external logic
- Selection of controller speeds: 25 MHz and 33 MHz
- On board Port A/Port B (DP8422V, DP84T22 only)/refresh arbitration logic
- Direct interface to all major microprocessors (application notes available)
- 4 RAS and 4 CAS drivers (the RAS and CAS configuration is programmable)

Control	# of Pins (PLCC)	# of Address Outputs	Largest DRAM Possible	Direct Drive Memory Capacity	Access Ports Available	
DP8420V	68	9	256 kbit	4 Mbytes	Single Access Port	
DP8421V	68	10	1 Mbit	16 Mbytes	Single Access Port	
DP8422V	84	11	4 Mbit	64 Mbytes	Dual Access Ports (A and B)	
DP84T22	84	11	4 Mbit	64 Mbytes	Dual Access and TRI-STATE	

Block Diagram

DP8420V/21V/22V, DP74T22 DRAM Controller



© 1991 National Semiconductor Corporation

TI /F/1110

Staggered Refresh™ is a trademark of National Semiconductor Corporation

RRD-B20M61/Printed in U. S. A

Table of Contents

1.0 INTRODUCTION

2.0 SIGNAL DESCRIPTIONS

- 2.1 Address, R/W and Programming Signals
- 2.2 DRAM Control Signals
- 2.3 Refresh Signals
- 2.4 Port A Access Signals
- 2.5 Port B Access Signals (DP8422V, DP84T22)
- 2.6 Common Dual Port Signals (DP8422V, DP84T22)
- 2.7 Power Signals and Capacitor Input
- 2.8 Clock Inputs

3.0 PROGRAMMING AND RESETTING

- 3.1 External Reset
- 3.2 Programming Methods
 - 3.2.1 Mode Load Only Programming
 - 3.2.2 Chip Selected Access Programming
- 3.3 Internal Programming Modes

4.0 PORT A ACCESS MODES

- 4.1 Access Mode 0
- 4.2 Access Mode 1
- 4.3 Extending CAS with Either Access Mode
- 4.4 Read-Modify-Write Cycles with Either Access Mode
- 4.5 Additional Access Support Features
 - 4.5.1 Address Latches and Column Increment
 - 4.5.2 Address Pipelining
 - 4.5.3 Delay CAS during Write Accesses

5.0 REFRESH OPTIONS

- 5.1 Refresh Control Modes
 - 5.1.1 Automatic Internal Refresh
 - 5.1.2 Externally Controlled/Burst Refresh
 - 5.1.3 Refresh Request/Acknowledge
- 5.2 Refresh Cycle Types
 - 5.2.1 Conventional Refresh
 - 5.2.2 Staggered Refresh™
 - 5.2.3 Error Scrubbing Refresh

- 5.3 Extending Refresh
- 5.4 Clearing the Refresh Address Counter
- 5.5 Clearing the Refresh Request Clock

6.0 PORT A WAIT STATE SUPPORT

- 6.1 WAIT Type Output
- 6.2 DTACK Type Output
- 6.3 Dynamically increasing the Number of Wait States
- 6.4 Guaranteeing RAS Low Time and RAS Precharge

7.0 BAS AND CAS CONFIGURATION MODES

- 7.1 Byte Writing
- 7.2 Memory Interleaving
- 7.3 Address Pipelining
- 7.4 Error Scrubbing
- 7.5 Page/Burst Mode

8.0 TEST MODE

9.0 DRAM CRITICAL TIMING PARAMETERS

- 9.1 Programmable Values of tRAH and tASC
- 9.2 Calculation of tRAH and tASC

10.0 DUAL ACCESSING (DP8422V and DP84T22V)

- 10.1 Port B Access Mode
- 10.2 Port B Wait State Support
- 10.3 Common Port A and Port B Dual Port Functions
 - 10.3.1 GRANTB Output
 - 10.3.2 LOCK Input
- 10.4 TRI-STATE Outputs (DP84T22 Only)

11.0 ABSOLUTE MAXIMUM RATINGS

- 12.0 DC ELECTRICAL CHARACTERISTICS
- 13.0 AC TIMING PARAMETERS
- 14.0 FUNCTIONAL DIFFERENCES BETWEEN THE DP8420V/21V/22V, DP84T22 AND THE DP8420/21/22
- 15.0 DP8420V/21V/22V, DP84T22 USER HINTS

1.0 Introduction

The DP8420V/21V/22V, DP84T22 are CMOS Dynamic RAM controllers that incorporate many advanced features which include address latches, refresh counter, refresh clock, row, column and refresh address multiplexer, delay line, refresh/access arbitration logic and high capacitive drivers. The programmable system interface allows any manufacturer's microprocessor or bus to directly interface via the DP8420V/21V/22V, DP84T22 to DRAM arrays up to 64 Mbytes in size.

After power up, the user must first reset and program the DP8420V/21V/22V, DP84T22 before accessing the DRAM. The chip is programmed through the address bus.

Reset:

Due to the differences in power supplies, an External (hardware) Reset must be performed before programming the

Programming:

After resetting the chip, the user can program the controller by either one of two methods: Mode Load Only Programming or Chip Select Access Programming.

Initialization Period:

Once the DP8420V/21V/22V, DP84T22 has been programmed for the first time, a 60 ms initialization period is entered. During this time the DRC performs refreshes to the DRAM array so further warm up cycles are unnecessary. The initialization period is entered only after the first programming after a reset.

Accessing Modes:

After resetting and programming the chip, the DP8420V/21V/22V, DP84T22 is ready to access the DRAM. There are two modes of accessing with these controllers. Mode 0, which indicates RAS synchronously and Mode 1, which indicates RAS asynchronously.

Refresh Modes:

The DP8420V/21V/22V, DP84T22 have expanded refresh capabilities compared to previous DRAM controllers. There are three modes of refreshing available: Internal Automatic Refreshing, Externally Controlled/Burst Refreshing and Refresh Request/Acknowledge Refreshing. Any of these modes can be used together or separately to achieve the desired results.

Refresh Types:

These controllers have three types of refreshing available: Conventional, Staggered and Error Scrubbing. Any refresh control mode can be used with any type of refresh.

Wait Support:

The DP8420V/21V/22V, DP84T22 have wait support available as DTACK or WAIT. Both are programmable. DTACK, Data Transfer ACKnowledge, is useful for processors whose wait signal is active high. WAIT is useful for those processors whose wait signal is active low. The user can choose either at programming. These signals are used by the on chip arbiter to insert wait states to guarantee the arbitration between accesses, refreshes and precharge. Both signals are independent of the access mode chosen and both signals can be dynamically delayed further through the WAITIN signal to the DP8420V/21V/22V, DP84T22.

Sequential Accesses (Static Column/Page Mode):

The DP8420V/21V/22V, DP84T22 have address latches, used to latch the bank, row and column address inputs.

Once the address is latched, a COLumn INCrement (COL-INC) feature can be used to increment the column address. The address latches can also be programmed to be fall through. COLINC can be used for Sequential Accesses of Static Column DRAMs. Also, COLINC in conjunction with ECAS inputs can be used for Sequential Accesses to Page Mode DRAMs.

RAS and CAS Configuration (Byte Writing):

The RAS and CAS drivers can be configured to drive a one, two or four bank memory array up to 32 bits in width. The ECAS signals can then be used to select one of four CAS drivers for Byte Writing with no extra logic.

Memory Interleaving:

When configuring the DP8420V/21V/22V, DP84T22 for more than one bank, Memory Interleaving can be used. By tying the low order address bits to the bank select lines B0 and B1, sequential back to back accesses will not be delayed since these controllers have separate precharge counters per bank.

Address Pipelining:

The DP8420V/21V/22V, DP84T22 are capable of performing Address Pipelining. In address pipelining, the DRC will guarantee the column address hold time and switch the internal multiplexor to place the row address on the address bus. At this time, another memory access to another bank can be initiated

Dual Accessing:

The DP8422V, DP84T22 have all the features previously mentioned and unlike the DP8420V/21V, the DP8422V, DP84T22 have a second port to allow a second CPU to access the same memory array. The DP8422V, DP84T22 have four signals to support Dual Accessing, these signals are AREOB, ATACKB, LOCK and GRANTB. All arbitration for the two ports and refresh is done on chip by the controller through the insertion of wait states. Since the DP8422V, DP84T22 have only one input address bus, the address lines must be multiplexed externally. The signal GRANTB can be used for this purpose.


TRI-STATE Outputs:

The DP84T22 implements TRI-STATE outputs. When the input $\overline{\text{OE}}$ is asserted the output buffers are enabled, when $\overline{\text{OE}}$ is negated, logic 1, the output buffers at TRI-STATE (high Z).

Terminology:

The following explains the terminology used in this data sheet. The terms negated and asserted are used. Asserted refers to a "true" signal. Thus, "ECASO asserted" means the ECASO input is at a logic 0. The term "COLINC asserted" means the COLINC input is at a logic 1. The term negated refers to a "false" signal. Thus, "ECASO negated" means the ECASO input is at a logic 1. The term "COLINC negated" means the input COLINC is at a logic 0. The table shown below clarifies this terminology.

Signal	Action	Logic Level
Active High	Asserted	High
Active High	Negated	Low
Active Low	Asserted	Low
Active Low	Negated	High



Pin Name	Device (If Not Applicable to All)	Input/ Output	Description
2.1 ADDRESS	, R/W AND PROGRA	AMMING S	SIGNALS
R0-10 R0-9	DP8422V/T22 DP8420V/21V	i !	ROW ADDRESS: These inputs are used to specify the row address during an access to the DRAM. They are also used to program the chip when ML is asserted (except R10).
C0-10 C0-9	DP8422V/T22 DP8420V/21V	l I	COLUMN ADDRESS: These inputs are used to specify the column address during an access to the DRAM. They are also used to program the chip when ML is asserted (except C10).
B0, B1		l	BANK SELECT: Depending on programming, these inputs are used to select a group of RAS and CAS outputs to assert during an access. They are also used to program the chip when ML is asserted.
ECAS0-3		l	ENABLE CAS: These inputs are used to enable a single or group of CAS outputs when asserted. In combination with the B0, B1 and the programming bits, these inputs select which CAS output or CAS outputs will assert during an access. The ECAS signals can also be used to toggle a group of CAS outputs for page/nibble mode accesses. They also can be used for byte write operations. If ECASO is negated during programming, continuing to assert the ECASO while negating AREQ or AREQB during an access, will cause the CAS outputs to be extended while the RAS outputs are negated (the ECASn inputs have no effect during scrubbing refreshes).
WIN		I	WRITE ENABLE IN: This input is used to signify a write operation to the DRAM. If ECASO is asserted during programming, the WE output will follow this input. This input asserted will also cause CAS to delay to the next positive clock edge if address bit C9 is asserted during programming.
COLINC (EXTNDRF)		l I	COLUMN INCREMENT: When the address latches are used, and RFIP is negated, this input functions as COLINC. Asserting this signal causes the column address to be incremented by one. When RFIP is asserted, this signal is used to extend the refresh cycle by any number of periods of CLK until it is negated.
ME		1	MODE LOAD: This input signal, when low, enables the internal programming register that stores the programming information.
2.2 DRAM CO	NTROL SIGNALS		
Q0-10 Q0-9 Q0-8	DP8422V/T22 DP8421V DP8421V	0 0	DRAM ADDRESS: These outputs are the multiplexed output of the R0–9, 10 and C0–9, 10 and form the DRAM address bus. These outputs contain the refresh address whenever $\overline{\text{RFIP}}$ is asserted. They contain high capacitive drivers with 20Ω series damping resistors.
RAS0-3		0	ROW ADDRESS STROBES: These outputs are asserted to latch the row address contained on the outputs Q0–8, 9, 10 into the DRAM. When $\overline{\text{RFIP}}$ is asserted, the $\overline{\text{RAS}}$ outputs are used to latch the refresh row address contained on the Q0–8, 9, 10 outputs in the DRAM. These outputs contain high capacitive drivers with 20 Ω series damping resistors.
CAS0-3		0	COLUMN ADDRESS STROBES: These outputs are asserted to latch the column address contained on the outputs Q0–8, 9, 10 into the DRAM. These outputs have high capacitive drivers with 20Ω series damping resistors.
WE (RFRQ)		0	WRITE ENABLE or REFRESH REQUEST: This output asserted specifies a write operation to the DRAM. When negated, this output specifies a read operation to the DRAM. When the controller is programmed in address pipelining mode or when ECASO is negated during programming, this output will function as RFRQ. When asserted, this pin specifies that 13 μs or 15 μs have passed. If DISRFSH is negated, the DP8420V/21V/22V, DP84T22 will perform an internal refresh as soon as possible. If DISRFRSH is asserted, RFRQ can be used to externally request a refresh through the input RFSH. This output has a high capacitive driver and a 20Ω series damping resistor.
ŌĒ	DP84T22 (Only)	ı	OUTPUT ENABLE: This input asserted, enables the output buffers for the row, column RASs, CASs and WE. If this input is disabled, logic 1, the output buffers are at TRI-STATE facilitating the board level circuit testing.

Pin Name	Device (If Not Applicable to All)	Input/ Output	Description
2.3 REFRES	H SIGNALS		
RFIP		0	REFRESH IN PROGRESS: This output is asserted prior to a refresh cycle and is negated when all the RAS outputs are negated for that refresh.
RFSH		l	REFRESH: This input asserted with DISRFRSH already asserted will request a refresh. If this input is continually asserted, the DP8420V/21V/22V, DP84T22 will perform refresh cycles in a burst refresh fashion until the input is negated. If RFSH is asserted with DISRFSH negated, the internal refresh address counter is cleared (useful for burst refreshes).
DISRFSH		I	DISABLE REFRESH: This input is used to disable internal refreshes and must be asserted when using RFSH for externally requested refreshes.
.4 PORT A	ACCESS SIGNALS		
ADS (ALE)		1	ADDRESS STROBE or ADDRESS LATCH ENABLE: Depending on programming, this input can function as \overline{ADS} or ALE. In mode 0, the input functions as ALE and when asserted along with \overline{CS} causes an internal latch to be set. Once this latch is set an access will start from the positive clock edge of CLK as soon as possible. In Mode 1, the input functions as \overline{ADS} and when asserted along with \overline{CS} , causes the access \overline{RAS} to assert if no other event is taking place. If an event is taking place, \overline{RAS} will be asserted from the positive edge of CLK as soon as possible. In both cases, the low going edge of this signal latches the bank, row and column address if programmed to do so.
CS		l .	CHIP SELECT: This input signal must be asserted to enable a Port A access.
AREQ		-	ACCESS REQUEST: This input signal in Mode 0 must be asserted some time after the first positive clock edge after ALE has been asserted. When this signal is negated, RAS is negated for the access. In Mode 1, this signal must be asserted before ADS can be negated. When this signal is negated, RAS is negated for the access.
WAIT (DTACK)		0 0	WAIT or DTACK: This output can be programmed to insert wait states into a CPU access cycle. With R7 negated during programming, the output will function as a WAIT type output. In this case, the output will be active low to signal a wait condition. With R7 asserted during programming, the output will function as DTACK. In this case, the output will be negated to signify a wait condition and will be asserted to signify the access has taken place. Each of these signals can be delayed by a number of positive clock edges or negative clock levels of CLK to increase the microprocessor's access cycle through the insertion of wait states.
WAITIN		I	WAIT INCREASE: This input can be used to dynamically increase the number of positive clock edges of CLK until DTACK will be asserted or WAIT will be negated during a DRAM access.

Name	Device (If Not Applicable to All)	Input/ Output	Description
.5 PORT B	ACCESS SIGNALS		
AREQB	DP8422V/T22 only	l	PORT B ACCESS REQUEST: This input asserted will latch the row, column and bank address if programmed, and requests an access to take place for Port B. If the access can take place, RAS will assert immediately. If the access has to be delayed, RAS will assert as soon as possible from a positive edge of CLK.
ATACKB	DP8422V/T22 only	0	ADVANCED TRANSFER ACKNOWLEDGE PORT B: This output is asserted when the access RAS is asserted for a Port B access. This signal can be used to generate the appropriate DTACK or WAIT type signal for Port B's CPU or bus.
.6 СОММО	N DUAL PORT SIGN	ALS	
GRANTB	DP8422V/T22 only	0	GRANT B: This output indicates which port is currently granted access to the DRAM array. When GRANTB is asserted, Port B has access to the array. When GRANTB is negated, Port A has access to the DRAM array. This signal is used to multiplex the signals R0-8, 9, 10; C0-8, 9, 10; B0-1; WIN; LOCK and ECAS0-3 to the DP8422V when using dual accessing.
LOCK	DP8422V/T22 only	I	LOCK: This input can be used by the currently granted port to "lock out" the other port from the DRAM array by inserting wait states into the locked out port's access cycle until LOCK is negated.
.7 POWER	SIGNALS AND CAPA	ACITOR IN	PUT
V _{CC}		ı	POWER: Supply Voltage.
GND		1	GROUND: Supply Voltage Reference.
CAP 2.8 CLOC There are	CK INPUTS two clock inputs to t	he DP8420	ceramic capacitor should be 0.1 µF and should be connected between this input and ground. 0V/21V/22V, DP84T22 CLK and DELCLK. These two clocks may both be tied to the
CAP 2.8 CLOC There are	two clock inputs to t	he DP8420	

3.0 Programming and Resetting

Due to the variety in power supplies power-up times, an EXTERNAL RESET must be performed before the DRAM controller can be programmed and used.

After going through the reset procedure, the DP8420V/21V/22V, DP84T22 can be programmed by either of two methods; Mode Load Only Programming or Chip Select Access Programming. After programming the DRC for the first time after reset, the chip enters a 60 ms initialization period, during this period the controller performs refreshes every 13 μs or 15 μs , this makes further DRAM warm up cycles unnecessary. After this stage the chip can be reprogrammed as many times as the user wishes and the 60 ms period will not be entered into unless the chip is reset and programmed again.


During the 60 ms initialization period, $\overline{\text{RFIP}}$ is asserted low and $\overline{\text{RAS}}$ toggles every 13 μs or 15 μs depending on the programming bit for refresh (C3). $\overline{\text{CAS}}$ will be inactive (logic 1) and the "Q" outputs will count from 0 to 2047 refreshing the entire DRAM array. The actual initialization time period is given by the following formula. T = 4096* (Clock Divisor Select)* (Refresh Clock Fine Tune)/(DELCLK Frq.)

3 1 EXTERNAL RESET

At power up, if the internal power up reset worked, all internal latches and flip-flops are cleared and the part is ready to be programmed. The power up state can also be achieved by performing an External Reset, which is required to insure proper operation. External Reset is achieved by asserting ML and DISRESH for at least 16 positive clock edges. In order to perform simply a Reset, the ML signal must be negated before DISRESH is negated as shown in Figure 5a. This procedure will only reset the controller which now is ready for programming.

While performing an External Reset, if the user negates DISRFSH at least one clock period before negating ML, as shown in Figure 5b, ML negated will program the DP8420V/21V/22V, DP84T22 with the values in R0-9, C0-9, B0-1 and ECAS0. The 60 ms initialization period will be entered since it is the first programming after reset. This is a good way of resetting and programming the part at the same time. Make sure the right programming bits are on the address bus before ML is negated.

The DRC may be Reset and programmed any time on the fly, but the user must make sure that No Access or Refresh is in progress.




3.2 PROGRAMMING METHODS

3.2.1 Mode Load Only Programming

To use this method the user asserts $\overline{\text{ML}}$ enabling the internal programming register. After $\overline{\text{ML}}$ is asserted, a valid programming selection is placed on the address bus, B0, B1 and $\overline{\text{ECASO}}$ inputs, then $\overline{\text{ML}}$ is negated. When $\overline{\text{ML}}$ is negated the programming bits are latched into the internal programming register and the DP8420V/21V/22V, DP84T22 is programmed, see *Figure 6*. When programming the chip, the controller must not be refreshing, $\overline{\text{RFIP}}$ must be high (1) to have a successful programming.

3.2.2 Chip Selected Access Programming

The chip can also be programmed by performing a chip selected access. To program the chip using this method, $\overline{\text{ML}}$ is asserted, then $\overline{\text{CS}}$ is asserted and a valid programming selection is placed on the address bus. When $\overline{\text{AREO}}$ is asserted, the programming bits affecting the wait logic become effective immediately, then $\overline{\text{DTACK}}$ is asserted allowing the access to terminate. After the access, $\overline{\text{ML}}$ is negated and the rest of the programming bits take effect.



3.3 PROGRAMMING BIT DEFINITIONS

Symbol	Description						
ECAS ₀	Extend CAS/Refresh Request Select						
0	The CASn outputs will be negated with the RASn outputs when AREQ (or AREQB, DP8422V, DP84T22 only) is negated. The WE output pin will function as write enable.						
1	The CASn outputs will be negated, during an access (Port A (or Port B, DP8422V, DP84T22 only)) when their corresponding ECASn inputs are negated. This feature allows the CAS outputs to be extended beyond the RAS outputs negating. Scrubbing refreshes are NOT affected. During scrubbing refreshes the CAS outputs will negate along with the RAS outputs regardless of the state of the ECAS inputs. The WE output will function as ReFresh ReQuest (RFRQ) when this mode is programmed.						
B1	Access Mode Select						
0	ACCESS MODE 0: ALE pulsing high sets an internal latch. On the next positive edge of CLK, the access (RAS) will start. AREQ will terminate the access. ACCESS MODE 1: ADS asserted starts the access (RAS) immediately. AREQ will terminate the access.						
B0	Address Latch Mode						
0	ADS or ALE asserted for Port A or AREQB asserted for Port B with the appropriate GRANT latch the input row, column and bank address. The row, column and bank latches are fall through.						
C9	Delay CAS during WRITE Accesses						
0	CAS is treated the same for both READ and WRITE accesses.						
1	During WRITE accesses, CAS will be asserted by the event that occurs last: CAS asserted by the internal delay line or CAS asserted on the positive edge of CLK after RAS is asserted.						
C8	Row Address Hold Time						
0	Row Address Hold Time = 25 ns minimum Row Address Hold Time = 15 ns minimum						
C7	Column Address Setup Time						
0	Column Address Setup Time = 10 ns miniumum						
1	Column Address Setup Time = 0 ns minimum						
C6, C5, C4	RAS and CAS Configuration Modes/Error Scrubbing during Refresh						
0, 0, 0	RAS0-3 and CAS0-3 are all selected during an access. ECASn must be asserted for CASn to be asserted.						
0, 0, 1	B0 and B1 are not used during an access. Error scrubbing during refresh. RAS and CAS pairs are selected during an access by B1. ECASn must be asserted for CASn to be asserted. B1 = 0 during an access selects RAS0-1 and CAS0-1. B1 = 1 during an access selects RAS2-3 and CAS2-3. B0 is not used during an Access. Error scrubbing during refresh.						
0, 1, 0	RAS and CAS singles are selected during an access by B0-1. ECASn must be asserted for CASn to be asserted B1 = 0, B0 = 0 during an access selects RAS0 and CAS0. B1 = 0, B0 = 1 during an access selects RAS1 and CAS1. B1 = 1, B0 = 0 during an access selects RAS2 and CAS2. B1 = 1, B0 = 1 during an access selects RAS3 and CAS3. Error scrubbing during refresh.						
0, 1, 1	RAS0-3 and CAS0-3 are all selected during an access. ECASn must be asserted for CASn to be asserted. B1, B0 are not used during an access. No error scrubbing. (RAS only refreshing)						
1, 0, 0	RAS pairs are selected by B1. CAS0-3 are all selected. ECASn must be asserted for CASn to be asserted. B1 = 0 during an access selects RAS0-1 and CAS0-3. B1 = 1 during an access selects RAS2-3 and CAS0-3. B0 is not used during an access.						
	No error scrubbing.						

3.3 PROGRAMMING BIT DEFINITIONS (Continued)

Symbol	Description					
C6, C5, C4	RAS and CAS Configuration Modes (Continued)					
1, 0, 1	RAS and CAS pairs are selected by B1. ECASn must be asserted for CASn to be asserted.					
	B1 = 0 during an access selects $\overline{RAS0}$ -1 and $\overline{CAS0}$ -1.					
	B1 = 1 during an access selects $\overline{\text{RAS}}$ 2-3 and $\overline{\text{CAS}}$ 2-3.					
	B0 is not used during an access.					
	No error scrubbing.					
1, 1, 0	RAS singles are selected by B0-1. CAS0-3 are all selected. ECASn must be asserted for CASn to be asserted.					
	B1 = 0, B0 = 0 during an access selects $\overline{RAS0}$ and $\overline{CAS0}$ = 3.					
	B1 = 0, B0 = 1 during an access selects RAS1 and CAS0-3.					
	$B1 = 1$, $B0 = 0$ during an access selects $\overline{RAS}2$ and $\overline{CAS}0-3$.					
	B1 = 1, B0 = 1 during an access selects $\overline{\text{RAS}}$ 3 and $\overline{\text{CAS}}$ 0-3.					
	No error scrubbing.					
1, 1, 1	RAS and CAS singles are selected by B0, 1. ECASn must be asserted for CASn to be asserted.					
	B1 = 0, B0 = 0 during an access selects $\overline{\text{RAS0}}$ and $\overline{\text{CAS0}}$.					
	B1 = 0, B0 = 1 during an access selects RAS1 and CAS1.					
	B1 = 1, B0 = 0 during an access selects $\overline{\text{RAS}}$ 2 and $\overline{\text{CAS}}$ 2.					
	B1 = 1, B0 = 1 during an access selects RAS3 and CAS3.					
	No error scrubbing.					
C3	Refresh Clock Fine Tune Divisor					
)	Divide delay line/refresh clock further by 30 (If DELCLK/Refresh Clock Clock Divisor = 2 MHz = 15 μs					
J	refresh period).					
1	Divide delay line/refresh clock further by 26 (If DELCLK/Refresh Clock Clock Divisor = 2 MHz = 13 μs					
	refresh period).					
C2, C1, C0	Delay Line/Refresh Clock Divisor Select					
0, 0, 0	Divide DELCLK by 10 to get as close to 2 MHz as possible.					
0, 0, 1	Divide DELCLK by 9 to get as close to 2 MHz as possible.					
0, 1, 0	Divide DELCLK by 8 to get as close to 2 MHz as possible.					
0, 1, 1	Divide DELCLK by 7 to get as close to 2 MHz as possible.					
1, 0, 0	Divide DELCLK by 6 to get as close to 2 MHz as possible.					
1, 0, 0	Divide DELCEK by 5 to get as close to 2 MHz as possible.					
1, 1, 0	Divide DELCLK by 4 to get as close to 2 MHz as possible.					
1, 1, 0	Divide DELCLK by 3 to get as close to 2 MHz as possible. Divide DELCLK by 3 to get as close to 2 MHz as possible.					
R9	Refresh Mode Select					
0	RAS0-3 will all assert and negate at the same time during a refresh.					
1	Staggered Refresh. RAS outputs during refresh are separated by one positive clock edge. Depending on the configuration mode chosen, either one or two RASs will be asserted.					
D0						
R8 -	Address Pipelining Select					
0	Address pipelining is selected. The DRAM controller will switch the DRAM column address back to the row address after guaranteeing the column address hold time.					
1	Non-address pipelining is selected. The DRAM controller will hold the column address on the DRAM address					
•	bus until the access RASs are negated.					
R7	WAIT or DTACK Select					
0	WAIT type output is selected.					
1	DTACK (Data Transfer ACKnowledge) type output is selected.					
<u>'</u> R6	Add Wait States to the Current Access if WAITIN is Low					
0	WAIT or DTACK will be delayed by one additional positive edge of CLK.					
1	WAIT or DTACK will be delayed by two additional positive edges of CLK.					

3.3 PROGRAMMING BIT DEFINITIONS (Continued)

Symbol	Description
R5, R4	WAIT/DTACK during Burst (See Section 5.1.2 or 5.2.2)
0, 0	NO WAIT STATES; If R7 = 0 during programming, WAIT will remain negated during burst portion of access. If R7 = 1 programming, DTACK will remain asserted during burst portion of access.
0, 1	1T; If R7 = 0 during programming, WAIT will assert when the ECAS inputs are negated with AREQ asserted. WAIT will negate from the positive edge of CLK after the ECASs have been asserted.
	If R7 = 1 during programming, DTACK will negate when the ECAS inputs are negated with AREQ asserted. DTACK will assert from the positive edge of CLK after the ECASs have been asserted.
1, 0	1/2T; If R7 = 0 during programming, WAIT will assert when the ECAS inputs are negated with AREQ asserted. WAIT will negate on the negative level of CLK after the ECASs have been asserted.
	If R7 = 1 during programming, DTACK will negate when the ECAS inputs are negated with AREQ asserted. DTACK will assert from the negative level of CLK after the ECASs have been asserted.
1, 1	0T; If R7 = 0 during programming, WAIT will assert when the ECAS inputs are negated. WAIT will negate when the ECAS inputs are asserted.
	If R7 = 1 during programming, DTACK will negate when the ECAS inputs are negated. DTACK will assert when the ECAS inputs are asserted.
R3, R2	WAIT/DTACK Delay Times (See Section 5.1.1 or 5.2.1)
0, 0	NO WAIT STATES; If R7 = 0 during programming, WAIT will remain high during non-delayed accesses. WAIT will negate when RAS is negated during delayed accesses.
	NO WAIT STATES; If R7 = 1 during programming, \overline{DTACK} will be asserted when \overline{RAS} is asserted.
0, 1	1/2T; If R7 = 0 during programming, WAIT will negate on the negative level of CLK, after the access RAS.
	1T; If R7 = 1 during programming, DTACK will be asserted on the positive edge of CLK after the access RAS.
1, 0	NO WAIT STATES, ½T; If R7 = 0 during programming, WAIT will remain high during non-delayed accesses. WAIT will negate on the negative level of CLK, after the access RAS, during delayed accesses.
	1/2T; If R7 = 1 during programming, DTACK will be asserted on the negative level of CLK after the access RAS.
1, 1	1T; If R7 = 0 during programming, WAIT will negate on the positive edge of CLK after the access RAS.
	1½T; If R7 = 1 during programming, DTACK will be asserted on the negative level of CLK after the positive edge of CLK after the access RAS.
R1, R0	RAS Low and RAS Precharge Time
0, 0	RAS asserted during refresh = 2 positive edges of CLK.
	RAS precharge time = 1 positive edge of CLK.
	RAS will start from the first positive edge of CLK after GRANTB transitions (DP8422V, DP84T22).
0, 1	RAS asserted during refresh = 3 positive edges of CLK.
	\overline{RAS} precharge time = 2 positive edges of CLK.
	RAS will start from the second positive edge of CLK after GRANTB transitions (DP8422V, DP84T22).
1, 0	\overline{RAS} asserted during refresh $=2$ positive edges of CLK.
	RAS precharge time = 2 positive edges of CLK.
	RAS will start from the first positive edge of CLK after GRANTB transitions (DP8422V, DP84T22).
1, 1	\overline{RAS} asserted during refresh = 4 positive edges of CLK.
	RAS precharge time = 3 positive edges of CLK.
	RAS will start from the second positive edge of CLK after GRANTB transitions (DP8422V, DP84T22).

4.0 Port A Access Modes

The DP8420V/21V/22V, DP84T22 have two general purpose access modes. Mode 0 RAS synchronous and Mode 1 RAS asynchronous. One of these modes is selected at programming through the B1 input. A Port A access to DRAM is initiated by two input signals: ADS (ALE) and CS. The access is always terminated by one signal: AREQ. These input signals should be synchronous to the input clock.

4.1 ACCESS MODE 0

Mode 0, synchronous access, is selected by negating the input B1 during programming (B1 = 0). To initiate a Mode 0 access, ALE is pulse high and \overline{CS} is asserted. If precharge time was met, a refresh of DRAM or a Port B access was not in progress. the \overline{RAS} (\overline{RAS} s) would be asserted on the

first rising edge of clock. If a refresh or a Port B access is in progress or precharge time is required, the controller will wait until these events have taken place and assert RAS (RASs) on the next positive edge of clock.

Sometime after the first positive edge of clock after ALE and $\overline{\text{CS}}$ have been asserted, the input $\overline{\text{AREQ}}$ must be asserted. In single port applications, once $\overline{\text{AREQ}}$ is asserted, $\overline{\text{CS}}$ can be negated. On the other hand, ALE can stay asserted several periods of clock; however, ALE must be negated before or during the period of CLK in which $\overline{\text{AREQ}}$ is negated.

The controller samples \overline{AREQ} on the every rising edge of clock after \overline{DTACK} is asserted. The access will end when \overline{AREQ} is sampled negated.




FIGURE 8a. Access Mode 0

4.2 ACCESS MODE 1

Mode 1, asynchronous access, is selected by asserting the input B1 during programming (B1 = 1). This mode allows accesses to start immediately from the access request input, \overline{ADS} . To initiate a Mode 1 access, \overline{CS} is asserted followed by \overline{ADS} asserted. If precharge time was met, a refresh of the DRAM or a Port B access was not in progress, the \overline{RAS} (\overline{RAS} s) would be asserted from \overline{ADS} being asserted. If a refresh or Port B access is in progress or precharge time is required, the controller will wait until these events have tak-

en place and assert \overline{RAS} (\overline{RAS} s) from the next rising edge of clock.

When $\overline{\text{ADS}}$ is asserted or sometime after, $\overline{\text{AREQ}}$ must be asserted. At this time, $\overline{\text{ADS}}$ can be negated and $\overline{\text{AREQ}}$ will continue the access. Also, $\overline{\text{ADS}}$ can continue to be asserted after $\overline{\text{AREQ}}$ has been asserted and negated; however, a new access will not start until $\overline{\text{ADS}}$ is negated and asserted again. When address pipelining is not implemented, $\overline{\text{ADS}}$ and $\overline{\text{AREQ}}$ can be tied together.

The access will end when AREQ is negated.





FIGURE 8b. Access Mode 1

4.3 EXTENDING CAS WITH EITHER ACCESS MODE

In both access modes, once \overline{AREQ} is negated, \overline{RAS} and \overline{DTACK} if programmed will be negated. If $\overline{ECAS0}$ was asserted (0) during programming, \overline{CAS} (\overline{CAS} s) will be negated

with AREO. If ECAS0 was negated (1) during programming, CAS (CASs) will continue to be asserted after RAS has been negated, given that the appropriate ECAS inputs are asserted. This allows a DRAM to have data present on the data out bus while gaining RAS precharge time.



4.4 READ-MODIFY-WRITE CYCLES WITH FITHER ACCESS MODE

There are 2 methods by which this chip can be used to do read-modify-write access cycles. The first method involves doing a late write access where the \overline{WN} input is asserted some delay after \overline{CAS} is asserted. The second method involves doing a page mode read access followed by a page mode write access with \overline{RAS} held low (see Figure 9c).

CASn must be toggled using the ECASn inputs and WIN has to be changed from negated to asserted (read to write)

while $\overline{\text{CAS}}$ is negated. This method is better than changing $\overline{\text{WIN}}$ from negated to asserted in a late write access because here a problem may arise with DATA IN and DATA OUT being valid at the same time. This may result in a data line trying to drive two different levels simultaneously. The page mode method of a read-modify-write access allows the user to have transceivers in the system because the data in (read data) is guaranteed to be high impedance during the time the data out (write data) is valid




FIGURE 9c. Read-Modify-Write Access Cycle

^{*}There may be idle states inserted here by the CPU.

4.5 ADDITIONAL ACCESS SUPPORT FFATURES

To support the different modes of accessing, the DP8420V/21V/22V, DP84T22 offer other access features. These additional features include: Address Latches and Column Increment (for page/burst mode support), Address Pipelining, and Delay CAS (to allow the user with a multiplexed bus to ensure valid data is present before CAS is asserted).

4.5.1 Address Latches and Column Increment

The Address Latches can be programmed, through programming bit B0. They can be programmed to either latch the address or remain in a fall-through mode. If the address latches are used to latch the address, the controller will function as follows:

In Mode 0, the rising edge of ALE places the latches in fall-through, once ALE is negated, the address present in the row, column and bank input is latched.

In Mode 1, the address latches are in fall through mode until ADS is asserted. ADS asserted latches the address

Once the address is latched, the column address can be incremented with the input COLINC. COLINC can be used for sequential accesses of static column DRAMs. COLINC can also be used with the ECAS inputs to support sequential accesses to page mode DRAMs as shown in *Figure 10*. COLINC should only be asserted when the signal RFIP is negated during an access since this input functions as extended refresh when RFIP is asserted. COLINC must be negated (0) when the address is being latched (ADS falling egale in Mode 1). If COLINC is asserted with all of the bits of the column address asserted (ones), the column address will return to zero.




FIGURE 10. Column Increment

TL/F/11109~14

The address latches function differently with the DP8422V, DP84T22. The DP8422V, DP84T22 will latch the address of the currently granted port. If Port A is currently granted, the address will be latched as described in Section 4.5.1. If Port A is not granted, and requests an access, the address will be latched on the first or second positive edge of CLK after GRANTB has been negated depending on the programming bits R0. R1.

For Port B, if GRANTB is asserted, the address will be latched with AREQB asserted. If GRANTB is negated, the address will latch on the first or second positive edge of CLK after GRANTB is asserted depending on the programming bits R0. R1.


4.5.2 Address Pipelining


Address pipelining is the overlapping of accesses to different banks of DRAM. If the majority of successive accesses are to a different bank, the accesses can be overlapped. Because of this overlapping, the cycle time of the DRAM accesses are greatly reduced. The DP8420V/21V/22V DP84T22 can be programmed to allow a new row address. to be placed on the DRAM address bus after the column. address hold time has been met. At this time, a new access can be initiated with ADS or ALE, depending on the access mode, while AREQ is used to sustain the current access The DP8422V and DP84T22 support address pipelining for Port A only. This mode cannot be used with page, static column or nibble modes of operations because the DRAM column address is switched back to the row address after CAS is asserted. This mode is programmed through address bit R8 (see Figures 11a and 11b). In this mode, the output WE always functions as RFRQ.

During address pipelining in Mode 0, shown in Figure 11c, ALE cannot be pulsed high to start another access until AREQ has been asserted for the previous access for at least one period of CLK. DTACK, if programmed, will be negated once AREQ is negated. WAIT, if programmed to insert wait states, will be asserted once ALE and CS are asserted.

In Mode 1, shown in *Figure 11d*, \overline{ADS} can be negated once \overline{AREQ} is asserted. After meeting the minimum negated pulse width for \overline{ADS} , \overline{ADS} can again be asserted to start a new access. \overline{DTACK} , if programmed, will be negated once \overline{AREQ} is negated. WAIT, if programmed, will be asserted once \overline{ADS} is asserted.

In either mode with either type of wait programmed, the DP8420V/21V/22V, DP84T22 will still delay the access for precharge if sequential accesses are to the same bank or if a refresh takes place





4.5.3 Delay CAS during Write Accesses

Address bit C9 asserted during programming will cause $\overline{\text{CAS}}$ to be delayed until the first positive edge of CLK after $\overline{\text{RAS}}$ is asserted when the input $\overline{\text{WIN}}$ is asserted. Delaying $\overline{\text{CAS}}$ during write accesses ensures that the data to be written to DRAM will be setup to $\overline{\text{CAS}}$ asserting as shown in *Figures*

12a and 12b. If the possibility exists that data still may not be present after the first positive edge of CLK, CAS can be delayed further with the ECAS inputs. If address bit C9 is negated during programming, read and write accesses will be treated the same (with regard to CAS).




FIGURE 12a, Mode 0 Delay CAS




FIGURE 12b. Mode 1 Delay CAS

5.0 Refresh Options

The DP8420V/21V/22V, DP84T22 support three refresh control mode options:

- 1. Automatic Internally Controlled Refresh.
- 2. Externally Controlled/Burst Refresh.
- 3 Refresh Request/Acknowledge

With each of the control modes above, three types of refresh can be performed

- 1 All BAS Refresh
- 2. Staggered Refresh.
- 3. Error Scrubbing During All RAS Refresh.

There are three inputs, EXTNDRF, RFSH and DISRFSH, and two outputs, RFIP and RFRQ, associated with refresh. There are also ten programming bits: R0-1, R9, C0-6 and ECAS0 used to program the various types of refreshing.

Asserting the input EXTNDRF, extends the refresh cycle for a single or multiple integral periods of CLK.

The output $\overline{\text{RFIP}}$ is asserted one period of CLK before the first refresh $\overline{\text{RAS}}$ is asserted. If an access is currently in progress, $\overline{\text{RFIP}}$ will be asserted up to one period of CLK before the first refresh $\overline{\text{RAS}}$, after $\overline{\text{AREQ}}$ or $\overline{\text{AREQB}}$ is negated for the access (see Faure 13).


The DP8420V/21V/22V, DP84T22 will increment the refresh address counter automatically, independent of the refresh mode used. The refresh address counter will be incremented once all the refresh RASs have been negated.

In every combination of refresh control mode and refresh type, the DP8420V/21V/22V, DP84T22 is programmed to keep $\overline{\text{RAS}}$ asserted a number of CLK periods. The time values of $\overline{\text{RAS}}$ low during refresh are programmed through programming bits R0 and R1.

5.1 REFRESH CONTROL MODES

5.1.1. Automatic Internal Refresh

The DP8420V/21V/22V, DP84T22 have an internal refresh clock. The period of the refresh clock is generated from the programming bits C0-3. Every period of the refresh clock, an internal refresh request is generated. As long as a DRAM access is not currently in progress and precharge time has been met, the internal refresh request will generate an automatic internal refresh. If a DRAM access is in progress, the DP8420V/21V/22V, DP84T22 on-chip arbitration logic will wait until the access is finished before performing the refresh. The refresh/access arbitration logic can insert a refresh cycle between two address pipelined accesses. However, the refresh arbitration logic can not interrupt an access cycle to perform a refresh. To enable automatic internally controlled refreshes, the input DISRFSH must be negated.



TL/F/11109-21

Explanation of Terms

RFRQ = ReFresh ReQuest internal to the DP8420V/21V/22V, DP84T22. RFRQ has the ability to hold off a pending access.

RFSH = Externally requested ReFreSH

RFIP = ReFresh in Progress

ACIP = Port A or Port B (DP8422V and DP84T22 only) ACcess in Progress. This means that either RAS is low for an access or is in the process of transitioning low for an access.

FIGURE 13, DP8420V/21V/22V, DP84T22 Access/Refresh Arbitration State Program

5.1.2 Externally Controlled/Burst Refresh

To use externally controlled/burst refresh, the user must disable the automatic internally controlled refreshes by asserting the input DISRFSH. The user is responsible for generating the refresh request by asserting the input RFSH. Pulsing RFSH low, sets an internal latch, that is used to produce the internal refresh request. The refresh cycle will

take place on the next positive edge of CLK as shown in Figure 14a. If an access to DRAM is in progress or precharge time for the last access has not been met, the refresh will be delayed. Since pulsing RFSH low sets a latch, the user does not have to keep RFSH low until the refresh starts. When the last refresh RAS negates, the internal refresh request latch is cleared




FIGURE 14a. Single External Refreshes (2 Periods of RAS Low during Refresh Programmed)

By keeping $\overline{\text{RFSH}}$ asserted past the positive edge of CLK which ends the refresh cycle as shown in Figure 14b, the user will perform another refresh cycle. Using this technique, the user can perform a burst refresh consisting of any number of refresh cycles. Each refresh cycle during a burst refresh will meet the refresh $\overline{\text{RAS}}$ low time and the $\overline{\text{RAS}}$ precharge time (programming bits R0-1).

If the user desires to burst refresh the entire DRAM (all row addresses) he could generate an end of count signal (burst refresh finished) by looking at one of the DP8420V/21V/22V, DP84T22 high address outputs (Q7, Q8, Q9 or Q10) and the RFIP output. The Qn outputs function as a decode of how many row addresses have been refreshed (Q7 = 128 refreshes, Q8 = 256 refreshes, Q9 = 512 refreshes, Q10 = 1024 refreshes).




FIGURE 14b. External Burst Refresh (2 Periods of RAS Precharge, 2 Periods of Refresh RAS Low during Refresh Programmed)

TL/F/11109-23

5.1.3 Refresh Request/Acknowledge

The DP8420V/21V/22V, DP84T22 can be programmed to output internal refresh requests. When the user programs ECA50 negated (1) and/or address pipelining mode is selected, the WE output functions as RFRQ. RFRQ (WE) will be asserted by one of two events:

First, when the external circuitry pulses low the input RFSH which will request an external refresh.

Second, when the internal refresh clock has expired, which signals that another refresh is needed.


An example of the first case, where an external refresh is requested while RFRQ is negated (1), is shown in Figure 15a. Notice that RFRQ will be asserted from a positive edge of clock

On the second case, when the $\overline{\text{RFRQ}}$ is asserted from the expiration of the internal refresh clock, the user has two options:

First, if DISRFSH is negated, an automatic internal refresh will take place. See *Figure 15b*.

Second, with DISRFSH asserted, RFRQ will stay asserted until RFSH is pulsed low. This option will cause an externally requested/burst refresh to take place. See Figure 15c.

RFRQ will go high and then assert (toggle) if additional periods of the internal refresh clock have expired and neither an externally controlled refresh nor an automatically controlled internal refresh have taken place, see *Figure 15d*. If a time critical event, or long accesses like page/static column mode can not be interrupted, RFRQ pulsing high can be used to increment a counter. This counter can be used to perform a burst refresh of the number of refreshes missed (through the RFSH input).



TL/F/11109-24

FIGURE 15a. Externally Controlled Single and Burst Refresh with Refresh Request (RFRQ) Output (2 Periods of RAS Low during Refresh Programmed)





FIGURE 15b. Automatic Internal Refresh with Refresh Request (3T of RAS Low during Refresh Programmed)



5.2 REFRESH CYCLE TYPES

Three different types of refresh cycles are available for use. The three different types are mutually exclusive and can be used with any of the three modes of refresh control. The three different refresh cycle types are: all \$\overline{RAS}\$ refresh, staggered \$\overline{RAS}\$ refresh and error scrubbing during all \$\overline{RAS}\$ refresh. In all refresh cycle types, the \$\overline{RAS}\$ precharge time is guaranteed: between the previous access \$\overline{RAS}\$ ending and the refresh \$\overline{RAS}\$ starting; between burst refresh \$\overline{RAS}\$.

5.2.1 Conventional RAS Refresh

A conventional refresh cycle causes RAS0-3 to all assert from the first positive edge of CLK after RFIP is asserted as shown in *Figure 16*. RAS0-3 will stay asserted until the number of positive edges of CLK programmed have passed. On the last positive edge, RAS0-3, and RFIP will be negated. This type of refresh cycle is programmed by negating address bit R9 during programming.




FIGURE 16. Conventional RAS Refresh

TL/F/11109-28

5.2.2 Staggered RAS Refresh

A staggered refresh staggers each RAS or group of RASs by a positive edge of CLK as shown in *Figure 17*. The number of RASs, which will be asserted on each positive edge of CLK, is determined by the RAS, CAS configuration mode programming bits C4–C6. If single RAS outputs are selected during programming, then each RAS will assert on successive positive edges of CLK. If two RAS outputs are selected during programming then RASo and RAS1 will assert

on the first positive edge of CLK after RFIP is asserted. RAS2 and RAS3 will assert on the second positive edge of CLK after RFIP is asserted. If all RAS outputs were selected during programming, all RAS outputs would assert on the first positive edge of CLK after RFIP is asserted. Each RAS or group of RASS will meet the programmed RAS low time and then penate.





FIGURE 17. Staggered RAS Refresh

5.2.3 Error Scrubbing during Refresh

The DP8420V/21V/22V, DP84T22 support error scrubbing during all RAS DRAM refreshes. Error scrubbing during refresh is selected through bits C4–C6 with bit R9 negated during programming. Error scrubbing can not be used with staggered refresh (see Section 8.0). Error scrubbing during refresh allows a CAS or group of CASs to assert during the all RAS refresh as shown in Figure 18. This allows data to be read from the DRAM array and passed through an Error Detection And Correction Chip, EDAC. If the EDAC determines that the data contains a single bit error and corrects that error, the refresh cycle can be extended with the input

extend refresh, EXTNDRF, and a read-modify-write operation can be performed by asserting WE. It is the responsibility of the designer to ensure that WE is negated. The DP8422V, DP84T22 have a 24-bit internal refresh address counter that contains the 11 row, 11 column and 2 bank addresses. The DP8420V/21V have a 22-bit internal refresh address counter that contains the 10 row, 10 column and 2 bank addresses. These counters are configured as bank, column, row with the row address as the least significant bits. The bank counter bits are then used with the programming selection to determine which CAS or group of CASs will assert during a refresh.



5.3 EXTENDING REFRESH

The programmed number of periods of CLK that refresh RASs are asserted can be extended by one or multiple periods of CLK. Only the all RAS (with or without error scrubbing) type of refresh can be extended. To extend a refresh cycle, the input extend refresh, EXTNDRF, must be asserted before the positive edge of CLK that would have negated all the RAS outputs during the refresh cycle and after the positive edge of CLK which starts all RAS outputs during the refresh as shown in Figure 19. This will extend the refresh to the next positive edge of CLK and EXTNDRF will be sampled again. The refresh cycle will continue until EXTNDRF is sampled low on a positive edge of CLK.

5.4 CLEARING THE REFRESH ADDRESS COUNTER

The refresh address counter can be cleared by asserting RFSH while DISRFSH is negated as shown in Figure 20a.

This can be used prior to a burst refresh of the entire memory array. By asserting RFSH one period of CLK before DISRFSH is asserted and then keeping both inputs asserted, the DP8420V/21V/22V, DP84T22 will clear the refresh address counter and then perform refresh cycles separated by the programmed value of precharge as shown in *Figure 20b*. An end-of-count signal can be generated from the Q DRAM address outputs of the DP8420V/21V/22V, DP84T22 and used to negate RFSH.




FIGURE 20b. Clearing the Refresh Counter during Burst

5.5 CLEARING THE REFRESH REQUEST OLOCK

The refresh request clock can be cleared by negating DISRFSH and asserting RFSH for 500 ns, one period of the internal 2 MHz clock as shown in *Figure 21*. By clearing the

refresh request clock, the user is guaranteed that an internal refresh request will not be generated for approximately 15 μ s, one refresh clock period, from the time RFSH is negated. This action will also clear the refresh address counter



FIGURE 21. Clearing the Refresh Request Clock Counter

TL/F/11109-34

6.0 Port A Wait State Support

Wait states allow a CPU's access cycle to be increased by one or multiple CPU clock periods. The wait or ready input is named differently by CPU manufacturers. However, any CPU's wait or ready input is compatible with either the WAIT or DTACK output of the DP8420V/21V/22V, DP84T22. The user determines whether to program WAIT or DTACK (R7) and which value to select for WAIT or DTACK (R2, R3) depending upon the CPU used and where the CPU samples its wait input during an access cycle.

The decision to terminate the CPU access cycle is directly affected by the speed of the DRAMs used. The system designer must ensure that the data from the DRAMs will be present for the CPU to sample or that the data has been written to the DRAM before allowing the CPU access cycle to terminate.

The insertion of wait states also allows a CPU's access cycle to be extended until the DRAM access has taken place. The DP8420V/21V/22V, DP84T22 insert wait states into CPU access cycles due to; guaranteeing precharge time, refresh currently in progress, user programmed wait states, the WAITIN signal being asserted and GRANTB not being valid (DP8422V, DP84T22 only). If one of these events is taking place and the CPU starts an access, the DP8420V/21V/22V, DP84T22 will insert wait states into the access

cycle, thereby increasing the length of the CPU's access. Once the event has been completed, the DP8420V/21V/22V, DP84T22 will allow the access to take place and stop inserting wait states.

There are six programming bits, R2-R7; an input, WAITIN; and an output that functions as WAIT or DTACK.

6.1 WAIT TYPE OUTPUT

With the R7 address bit negated during programming, the user selects the WAIT output. As long as WAIT is sampled asserted by the CPU, wait states (extra clock periods) are inserted into the current access cycle as shown in Figure 22. Once WAIT is sampled negated, the access cycle is completed by the CPU. WAIT is asserted at the beginning of a chip selected access and is programmed to negate a number of positive edges and/or negative levels of CLK from the event that starts the access. WAIT can also be programmed to function in page/burst mode applications. Once WAIT is negated during an access, and the ECAS inputs are negated with AREQ asserted, WAIT can be programmed to toggle, following the ECAS inputs. Once AREO is negated, ending the access, WAIT will stay negated until the next chip selected access. For more details about WAIT Type Output, see Application Note AN-773




FIGURE 22. WAIT Type Output


6.0 Port A Wait State Support (Continued)

6.2 DTACK TYPE OUTPUT

With the R7 address bit asserted during programming, the user selects the DTACK type output. As long as DTACK is sampled negated by the CPU, wait states are inserted into the current access cycle as shown in Figure 23. Once DTACK is sampled asserted, the access cycle is completed. by the CPU, DTACK, which is normally negated, is programmed to assert a number of positive edges and/or negative levels from the event that starts RAS for the access DTACK can also be programmed to function during page/ burst mode accesses. Once DTACK is asserted and the ECAS inputs are negated with AREQ asserted. DTACK can be programmed to negate and assert from the ECAS inputs toggling to perform a page/burst mode operation. Once AREQ is negated, ending the access, DTACK will be negated and stays negated until the next chip selected access. For more details about DTACK type output, see Application Note AN-773.

6.3 DYNAMICALLY INCREASING THE NUMBER OF WAIT STATES

The user can increase the number of positive edges of CLK before DTACK is asserted or WAIT is negated. With the input WAITIN asserted, the user can delay DTACK asserting or WAIT negating either one or two more positive edges of CLK. The number of edges is programmed through address bit R6. If the user is increasing the number of positive edges in a delay that contains a negative level, the positive edges will be met before the negative level. For example if the user programmed DTACK of ½T, asserting WAITIN, programmed as 2T, would increase the number of positive edges resulting in DTACK of 21/2T as shown in Figure 24a. Similarly. WAITIN can increase the number of positive edges in a page/burst access. WAITIN can be permanently asserted in systems requiring an increased number of wait states. WAITIN can also be asserted and negated, depending on the type of access. As an example, a user could invert the WRITE line from the CPU and connect the output to WAITIN. This could be used to perform write accesses with 1 wait state and read accesses with 2 wait states as shown. in Figure 24b.



6.0 Port A Wait State Support (Continued)




FIGURE 24b. WAITIN Example (WAIT is Sampled at the End of "T2").

TL/F/11109-38

6.4 GUARANTEEING RAS LOW TIME AND RAS PRECHARGE TIME

The DP8420V/21V/22V, DP84T22 will guarantee RAS precharge time between accesses; between refreshes; and between access and refreshes. The programming bits R0 and R1 are used to program combinations of RAS precharge time and RAS low time referenced by positive edges of CLK. RAS low time is programmed for refreshes only. During an access, the system designer guarantees the time RAS is asserted through the DP8420V/21V/22V, DP84T22 wait logic. Since inserting wait states into an access increases the length of the CPU signals which are used to create ADS or ALE and AREQ, the time that RAS is asserted can be guaranteed.

The precharge time is also guaranteed by the DP8420V/21V/22V, DP84T22, Each RAS output has a separate posi-

tive edge of CLK counter. \overline{AREQ} is negated setup to a positive edge of CLK to terminate the access. That positive edge is 1T. The next positive edge is 2T. \overline{RAS} will not be asserted until the programmed number of positive edges of CLK have passed as shown in Figure 25. Once the programmed precharge time has been met, \overline{RAS} will be asserted from the positive edge of CLK. However, since there is a precharge counter per \overline{RAS} , an access using another \overline{RAS} will not be delayed. Precharge time before a refresh is always referenced from the access \overline{RAS} negating before \overline{RASO} for the refresh asserting. After a refresh, precharge time is referenced from \overline{RASS} negating, for the refresh, to the access \overline{RAS} asserting.




FIGURE 25. Guaranteeing RAS Precharge (DTACK is Sampled at the "T2" Falling Clock Edge)

7.0 RAS and CAS Configuration Modes

The DP8420V/21V/22V, DP84T22 allow the user to configure the DRAM array to contain one, two or four banks of DRAM. Depending on the functions used, certain considerations must be used when determining how to set up the DRAM array. Programming address bits C4. C5 and C6 along with bank selects, B0-1, and CAS enables, ECAS0-3. determine which RAS or group of RASs and which CAS or group of CASs will be asserted during an access. Different memory schemes are described. The DP8420V/21V/ 22V. DP84T22 is specified driving a heavy load of 72 DRAMs, representing four banks of DRAM with 16-bit words and 2 parity bits. The DP8420V/21V/22V, DP84T22 can drive more than 72 DRAMs, but the AC timing must be increased. Since the BAS and CAS outputs are configurable. all RAS and CAS outputs should be used for the maximum amount of drive.

7.1 BYTE WRITING

By selecting a configuration in which all CAS outputs are selected during an access, the ECAS inputs enable a single or group of CAS outputs to select a byte (or bytes) in a word size of up to 32 bits. In this case, the RAS outputs are used to select which of up to 4 banks is to be used as shown in Figures 26a and 26b. In systems with a word size of 16 bits, the byte enables can be gated with a high order address bit to produce four byte enables which gives an equivalent to 8 banks of 16-bit words as shown in Figure 26d. If less memory is required, each CAS should be used to drive each nibble in the 16-bit word as shown in Figure 26c.




FIGURE 26a. DRAM Array Setup for 32-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)




FIGURE 26b. DRAM Array Setup for 32-Bit, 1 Bank System (C6, C5, C4 = 0, 0, 0 Allowing Error Scrubbing or C6, C5, C4 = 0, 1, 1 No Error Scrubbing during Programming)




FIGURE 26c. DRAM Array Setup for 16-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)




FIGURE 26d. 8 Bank DRAM Array for 16-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)

7.2 MEMORY INTERLEAVING

Memory interleaving allows the cycle time of DRAMs to be reduced by having sequential accesses to different memory banks. Since the DP8420V/21V/22V, DP84T22 have separate precharge counters per bank, sequential accesses will not be delayed if the accessed banks use different $\overline{\text{RAS}}$ outputs. To ensure different $\overline{\text{RAS}}$ outputs will be used, a mode is selected where either one or two $\overline{\text{RAS}}$ outputs will be asserted during an access. The bank select or selects, B0 and B1, are then tied to the least significant address bits, causing a different group of $\overline{\text{RAS}}$ to assert during each sequential access as shown in Figure 27. In this figure there should be at least one clock period of all $\overline{\text{RAS}}$'s negated between different $\overline{\text{RAS}}$'s being asserted to avoid the condition of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.

7.3 ADDRESS PIPELINING

Address pipelining allows several access RASs to be asserted at once. Because RASs can overlap, each bank requires either a mode where one BAS and one CAS are used. per bank as shown in Figure 28a or where two BASs and two CASs are used per bank as shown in Figure 28b. Byte writing can be accomplished in a 16-bit word system if two RASs and two CASs are used per bank. In other systems. WEs (or external gating on the CAS outputs) must be used to perform byte writing. If WEs are used separate data in and data out buffers must be used. If the array is not layed. out this way, a CAS to a bank can be low before RAS, which will cause a refresh of the DRAM, not an access. To take full advantage of address pipelining, memory interleaving is used. To memory interleave, the least significant address bits should be tied to the bank select inputs to ensure that all "back to back" sequential accesses are not delayed. since different memory banks are accessed.






FIGURE 27. Memory Interleaving (C6, C5, C4 = 1, 1, 0 during Programming)



TI /F/11109_45

FIGURE 28a. DRAM Array Setup for 4 Banks Using Address Pipelining (C6, C5, C4 = 1, 1, 1 or C6, C5, C4 = 0, 1, 0 (Also Allowing Error Scrubbing) during Programming)




TL/F/11109-46

FIGURE 28b. DRAM Array Setup for Address Pipelining with 2 Banks (C6, C5, C4 = 1, 0, 1 or C6, C5, C4 = 0, 0, 1 (Also Allowing Error Scrubbing) during Programming)

7.4 ERROR SCRUBBING


In error scrubbing during refresh, the user selects one, two or four RAS and CAS outputs per bank. When performing error detection and correction, memory is always accessed

as words. Since the $\overline{\text{CAS}}$ signals are not used to select individual bytes, the $\overline{\text{ECAS}}$ inputs can be tied low as shown in *Figures 29a* and *29b*.



TI /F/11109-47

FIGURE 29a. DRAM Array Setup for 4 Banks Using Error Scrubbing (C6, C5, C4 = 0, 1, 0 during Programming)




TI /F/11109-48

FIGURE 29b. DRAM Array Setup for Error Scrubbing with 2 Banks (C6, C5, C4 = 0, 0, 1 during Programming)

7.5 PAGE/BURST MODE

In a static column, page or burst mode system, the least significant bits must be tied to the column address in order to ensure that the page/burst accesses are to sequential memory addresses, as shown in *Figure 30*. In a nibble mode system, the least significant bits must be tied to the highest column and row address bits in order to ensure that sequential address bits are the "nibble" bits for nibble mode accesses (*Figure 30*). The ECAS inputs may then be togoled with the DP8420V/21V/22V's. DP84T22's address

latches in fall-through mode, while $\overline{A}\overline{R}\overline{E}\overline{Q}$ is asserted. The $\overline{E}\overline{C}AS$ inputs can also be used to select individual bytes. When using nibble mode DRAMS, the third and fourth address bits can be tied to the bank select inputs to perform memory interleaving. In page or static column modes, the two address bits after the page size can be tied to the bank select inputs to select a new bank if the page size is exceeded.



TL/F/11109-49

^{*}See table below for row, column & bank address bit map. A0, A1 are used for byte addressing in this example.

Addresses	Nibble Mode*	Page Mode/Static Column Mode Page Size					
Addicases	Middle Mode	256 Bits/Page	512 Bits/Page	1024 Bits/Page	2048 Bits/Page		
Column Address	C9,R9 = A2,A3 C0-8 = X	C0-7 = A2-9 C8-10 = X	C0-8 = A2-10 C9,10 = X	C0-9 = A2-11 C10 = X	C0-10 = A2-12		
Row Address	×	×	×	×	x		
В0	A4	A10	A11	A12	A13		
B1	A5	A11	A12	A13	A14		

Assume that the least significant address bits are used for byte addressing. Given a 32-bit system A0,A1 would be used for byte addressing.

FIGURE 30. Page, Static Column, Nibble Mode System

X = DON'T CARE, the user can do as he pleases.

^{*}Nibble mode values for R and C assume a system using 1 Mbit DRAMs.

8 0 Test Mode

Staggered refresh in combination with the error scrubbing mode places the DP8420V/21V/22V, DP84T22 in test mode. In this mode, the 24-bit refresh counter is divided into a 13-bit and 11-bit counter. During refreshes both counters are incremented to reduce test time.

9.0 DRAM Critical Timing Parameters

The two critical timing parameters, shown in Figure 31, that must be met when controlling the access timing to a DRAM are the row address hold time, t_{RAH}, and the column address setup time, t_{ASC}. Since the DP8420V/21V/22V, DP84T22 contain a precise internal delay line, the values of these parameters can be selected at programming time. These values will also increase and decrease if DELCLK varies from 2 MHz

9.1 PROGRAMMABLE VALUES OF tRAH AND TASC

The DP8420V/21V/22V, DP84T22 allow the values of t_{RAH} and t_{ASC} to be selected at programming time. For each parameter, two choices can be selected. t_{RAH} , the row address hold time, is measured from \overline{RAS} asserted to the row address starting to change to the column address. The two choices for t_{RAH} are 15 ns and 25 ns, programmable through address bit C8.

 $t_{\rm ASC}$, the column address setup time, is measured from the column address valid to $\overline{\rm CAS}$ asserted. The two choices for $t_{\rm ASC}$ are 0 ns and 10 ns, programmable through address bit C7.

9.2 CALCULATION OF TRAH AND TASC

There are two clock inputs to the DP8420V/21V/22V, DP84T22. These two clocks, DELCLK and CLK can either be tied together to the same clock or be tied to different clocks running asynchronously at different frequencies.

The clock input, DELCLK, controls the internal delay line and refresh request clock. DELCLK should be a multiple of 2 MHz. If DELCLK is not a multiple of 2 MHz, t_{RAH} and t_{ASC} will change. The new values of t_{RAH} and t_{ASC} can be calculated by the following formulas:

If t_{RAH} was programmed to equal 15 ns then $t_{RAH}=15^{*}(((DELCLK\ Divisor)^{*}\ 2\ MHz/(DELCLK\ Frequency))-1)+15\ ns.$

If t_{RAH} was programmed to equal 25 ns then $t_{RAH}=25^{\circ}((|DELCLK\ Divisor)^{\bullet}\ 2\ MHz/(DELCLK\ Frequency))-1)+25 ns.$

If t_{ASC} was programmed to equal 0 ns then t_{ASC} = 12.5* ((DELCLK Divisor)* 2 MHz/(DELCLK Frequency)) - 12.5 ns.

If t_{ASC} was programmed to equal 10 ns then $t_{ASC}=22.5^{\circ}$ ((DELCLK Divisor)* 2 MHz/(DELCLK Frequency)) -22.5 ns.

Since the values of $\underline{\mathsf{t}_{\mathsf{RAH}}}$ and $\underline{\mathsf{t}_{\mathsf{ASC}}}$ are increased or decreased, the time to $\overline{\mathsf{CAS}}$ asserted will also increase or decrease. These parameters can be adjusted by the following formula:

Delay to $\overline{\text{CAS}} = \text{Actual Spec.} + \text{Actual } t_{\text{RAH}} - \text{Programmed } t_{\text{RAH}} + \text{Actual } t_{\text{ASC}} - \text{Programmed } t_{\text{ASC}}.$




FIGURE 31. t_{RAH} and t_{ASC}

10.0 Dual Accessing (DP8422V, DP84T22)


The DP8422V, DP84T22 has all the functions previously described. In addition to those features, the DP8422V, DP84T22 also has the capabilities to arbitrate among refresh, Port A and a second port, Port B. This allows two CPUs to access a common DRAM array. DRAM refresh has the highest priority followed by the currently granted port. The ungranted port has the lowest priority. The last granted port will continue to stay granted even after the access has terminated, until an access request is received from the ungranted port (see *Figure 32a*). The dual access configuration assumes that both Port A and Port B are synchronous to the system clock. If they are not synchronous to the system clock they should be externally synchronized (Ex. By running the access requests through several Flip-Flops, see *Figure 34a*).

10.1 PORT B ACCESS MODE

Port B accesses are initiated from a single input, AREQB. When AREQB is asserted, an access request is generated. If GRANTB is asserted and a refresh is not taking place or precharge time is not required, RAS will be asserted when AREQB is asserted. Once AREQB is asserted, it must stay asserted until the access is over. AREQB negated, negates RAS as shown in Figure 32b. Note that if ECAS0 = 1 during programming the CAS outputs may be held asserted (beyond RASn negating) by continuing to assert the appropriate ECASn inputs (the same as Port A accesses). If Port B is not granted, the access will begin on the first or second positive edge of CLK after GRANTB is asserted (See R0, R1 programming bit definitions) as shown in Figure 32c, assuming that Port A is not accessing the DRAM (CS, ADS/ALE and AREQ) and RAS precharge for the particular bank

has completed. It is important to note that for GRANTB to transition to Port B, Port A must **not** be requesting an access at a rising clock edge (or locked) and Port B must be requesting an access at that rising clock edge. Port A can request an access through \overline{CS} and \overline{ADS}/ALE or \overline{CS} and \overline{AREQ} . Therefore during an interleaved access where \overline{CS} and \overline{ADS}/ALE become asserted before \overline{AREQ} from the previous access is negated, Port A will retain GRANTB = 0 whether \overline{AREQB} is asserted or not.

Since there is no chip select for Port B, AREQB must incorporate this signal. This mode of accessing is similar to Mode 1 accessing for Port A.



TL/F/11109-51


Explanation of Terms

AREQA = Chip Selected access request from Port A

AREQB = Chip Selected access request from Port B

LOCK = Externally controlled LOCKing of the Port that is currently GRANTed.

FIGURE 32a. DP8422V, DP84T22 Port A/Port B Arbitration State Diagram. This arbitration may take place during the "ACCESS" or "REFRESH" state (see Figure 13).



10.0 Dual Accessing (DP8422V, DP84T22) (Continued)

10.2 PORT B WAIT STATE SUPPORT

Advanced transfer acknowledge for Port B, ATACKB, is used for wait state support for Port B. This output will be asserted when RAS for the Port B access is asserted, as shown in Figures 33a and 33b. Once asserted, this output will stay asserted until AREQB is negated. With external logic, ATACKB can be made to interface to any CPU's wait input as shown in Figure 33c.


10.3 COMMON PORT A AND PORT B DUAL PORT FUNCTIONS

An input, TOCK, and an output, GRANTB, add additional functionality to the dual port arbitration logic. TOCK allows

Port A or Port B to lock out the other port from the DRAM. When a Port is locked out of the DRAM, wait states will be inserted into its access cycle until it is allowed to access memory. GRANTB is used to multiplex the input control signals and addresses to the DP8422V. DP84T22.

10.3.1 GRANTB Output


The output GRANTB determines which port has current access to the DRAM array. GRANTB asserted signifies Port B has access. GRANTB negated signifies Port A has access to the DRAM array.



10.0 Dual Accessing (DP8422V, DP84T22) (Continued)


Since the DP8422V, DP84T22 has only one set of address inputs, the signal is used, with the addition of buffers, to allow the currently granted port's addresses to reach the DP8422V, DP84T22. The signals which need to be buffered are R0-10, C0-10, B0-1, ECAS0-3, WE, and LOCK. All other inputs are not common and do not have to be buffered as shown in *Figure 34a*. If a Port, which is not

currently granted, tries to access the DRAM array, the GRANTB output will transition from a rising clock edge from AREQ or AREQB negating and will precede the RAS for the access by one or two clock periods. GRANTB will then stay in this state until the other port requests an access and the currently granted port is not accessing the DRAM as shown in Figure 34b.



*If Port B is synchronous the Request Synchronizing logic will not be required.

FIGURE 34a. Dual Accessing with the DP8422V, DP84T22 (System Block Diagram)



10.0 Dual Accessing (DP8422V, DP84T22) (Continued)

10.3.2 LOCK Input

When the $\overline{\mathsf{LOCK}}$ input is asserted, the currently granted port can "lock out" the other port through the insertion of wait states to that port's access cycle. $\overline{\mathsf{LOCK}}$ does not disable

refreshes, it only keeps GRANTB in the same state even if the other port requests an access, as shown in *Figure 35*. LOCK can be used by either port.




FIGURE 35. LOCK Function

TL/F/11109-61

10.4 TRI-STATE OUTPUTS (DP84T22V Only)

This version is a metal option on the DP8420V/21V/22V-33 DRAM controllers. It comes in a 84-pin PLCC and implements TRI-STATE output capabilities. It has only one extra pin \overline{OE} . When \overline{OE} is asserted the output buffers are enabled allowing the DRAM controller to interface to the DRAM array.

If $\overline{\text{OE}}$ is negated, the output buffers are at TRI-STATE (high-Z) making the board level circuit testing easier. The time penalty for the TRI-STATE option has been minimized making this option attractive to high performance designs. This part is functionally compatible to the DP8422A-20, -25.

TRI-STATE Output Drivers OE RAS/CAS WE & Qs TL/F/11109-62

11.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature under Bias Storage Temperature 0°C to +70°C -65°C to +150°C All Input or Output Voltage with Respect to GND Power Dissipation @ 20 MHz ESD Rating to be determined.

-0.5V to +7V

12.0 DC Electrical Characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 10\%$, GND = 0V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Logical 1 Input Voltage	Tested with a Limited Functional Pattern	2.0		V _{CC} + 0.5	٧
V _{IL}	Logical 0 Input Voltage	Tested with a Limited Functional Pattern	-0.5		0.8	٧
V _{OH1}	Q and WE Outputs	i _{OH} = −10 mA	V _{CC} = 1.0			V
V _{OL1}	Q and WE Outputs	I _{OL} = 10 mA			0.5	٧
V _{OH2}	All Outputs except Qs, WE	$I_{OH} = -3 \text{ mA}$	V _{CC} - 1.0			V
V _{OL2}	All Outputs except Qs, WE	I _{OL} = 3 mA			0.5	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	-10		10	μА
IIL ML	ML Input Current (Low)	V _{IN} = GND			200	μΑ
I _{CC1}	Standby Current	CLK at 8 MHz (V _{IN} = V _{CC} or GND)		6	15	mA
ICC1	Standby Current	CLK at 20 MHz (V _{IN} = V _{CC} or GND)		8	17	mA
I _{CC1}	Standby Current	CLK at 25 MHz (V _{IN} = V _{CC} or GND)		10	20	mA
I _{CC2}	Supply Current	CLK at 8 MHz (Inputs Active) (I _{LOAD} = 0) (V _{IN} = V _{CC} or GND)		20	40	mA
I _{CC2}	Supply Current	CLK at 20 MHz (Inputs Active) (I _{LOAD} = 0) (V _{IN} = V _{CC} or GND)		40	75	mA
I _{CC2}	Supply Current	CLK at 25 MHz (Inputs Active) (I _{LOAD} = 0) (V _{IN} = V _{CC} or GND)		50	95	mA
l _{OZH}	Leakage Current	$V_{CC} = Max$ $V_{O} = V_{CC} - 1.0V$			10	μΑ
lozL	Leakage Current	$V_{CC} = Max$ $V_{O} = 0.5V$			- 10	μΑ
C _{IN} *	Input Capacitance	f _{IN} at 1 MHz			10	pF

^{*}CtN is not 100% tested.

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Input pulse 0V to 3V; tR = tF = 2.5 ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.4V for High and 0.8V for Low.

Note 3: AC Production testing is done at 50 pF.

13.0 AC Timing Parameters

Two speed selections are given, the DP8420V/21V/22V-33 and the DP84T22-25. The differences between the two parts are the maximum operating frequencies of the input CLKs and the maximum delay specifications. Low frequency applications may use the "-33" part to gain improved timing.

The AC timing parameters are grouped into sectional numbers as shown below. These numbers also refer to the timing diagrams.

1-36 Common parameters to all modes of operation

50-56 Difference parameters used to calculate:

RAS low time,

RAS precharge time, CAS high time and

CAS low time

100-121 Common dual access parameters used for Port B accesses and inputs and outputs used only in

dual accessing

200-212 Refresh parameters

300-315 Mode 0 access parameters used in both single and dual access applications

400-416 Mode 1 access parameters used in both single and dual access applications

450-455 Special Mode 1 access parameters which supersede the 400-416 parameters when dual accessing

500-506 Programming parameters

Unless otherwise stated $V_{CC}=5.0V\pm10\%$, $0<T_A<70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (see Note 2).

Two different loads are specified:


C₁ = 50 pF loads on all outputs except

 $C_1 = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{\text{WE}}$; or

C_H = 50 pF loads on all outputs except

 $C_H = 125 pF$ loads on $\overline{RAS}0-3$ and $\overline{CAS}0-3$ and

 $C_H = 380 \text{ pF loads on Q0-8, 9, 10 and } \overline{WE}$.



TL/F/11109-63

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_A < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C₁ = 50 pF loads on all outputs except

 $C_L = 150 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}$: or

 $C_H=50$ pF loads on all outputs except $C_H=125$ pF loads on $\overline{RAS}0{-}3$ and $\overline{CAS}0{-}3$ and $C_H=380$ pF loads on Q0-8, 9, 10 and $\overline{WE}.$

		Common Parameter	DP8	420V/21	V/22V	-33	DP84T22-25				
Number	Symbol	Description	С	L	C	Н	0		(Эн	
			Min	Max	Min	Max	Min	Max	Min	Max	
1	f _{CLK}	CLK Frequency	0	33	0	33	0	25	0	25	
_ 2	tCLKP	CLK Period	30		30		30		30		
3, 4	tCLKPW	CLK Pulse Width	12		12		12		12		
5	fDCLK	DELCLK Frequency	6	20	6	20	6	20	6	20	
6	tDCLKP	DELCLK Period	50	166	50	166	50	166	50	166	
7, 8	tDCLKPW	DELCLK Pulse Width	12	_	12		12		12		
9a	tPRASCAS0	RAS Asserted to CAS Asserted (tRAH = 15 ns, tASC = 0 ns)	30		30		30		30		
9b	tPRASCAS1	RAS Asserted to CAS Asserted (tRAH = 15 ns, tASC = 10 ns)	40		40		40		40		
9c	tPRASCAS2	(RAS Asserted to CAS Asserted (tRAH = 25 ns, tASC = 0 ns)	40		40		40		40		
9d	tPRASCAS3	(RAS Asserted to CAS Asserted (tRAH = 25 ns, tASC = 10 ns)	50		50		50		50		
10a	tRAH	Row Address Hold Time (tRAH = 15)	15		15		15		15		
10b	tRAH	Row Address Hold Time (tRAH = 25)	25		25		25		25		
11a	tASC	Column Address Setup Time (tASC = 0)	0		0		0		0		
11b	tASC	Column Address Setup Time (tASC = 10)	10		10		10		10		
12	tPCKRAS	CLK High to RAS Asserted following Precharge		16		20		16		20	
13	tPARQRAS	AREQ Negated to RAS Negated		21		25	 -	21		25	
14	tPENCL	ECAS0-3 Asserted to CAS Asserted		15		22		15		22	
15	tPENCH	ECAS0-3 Negated to CAS Negated		16		23	-	16		23	
16	tPARQCAS	AREO Negated to CAS Negated		37		44		37		44	
17	tPCLKWH	CLK to WAIT Negated		23		23		23		23	
18	tPCLKDL0	CLK to DTACK Asserted (Programmed as DTACK of 1/2, 1, 11/2 or if WAITIN is Asserted)		23		23		23		23	
19	tPEWL	ECAS Negated to WAIT Asserted during a Burst Access	-	28		28		28	_	28	
20	tSECK	ECAS Asserted Setup to CLK High to Recognize the Rising Edge of CLK during a Burst Access	13		13		13		13		

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, 0°C < $T_A < 70$ °C, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

 $C_L = 50 \text{ pF loads on all outputs except}$

 $C_L = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{\text{WE}}$; or

 $C_H=50$ pF loads on all outputs except $C_H=125$ pF loads on $\overline{RAS}0{-}3$ and $\overline{CAS}0{-}3$ and $C_H=380$ pF loads on Q0-8, 9, 10 and $\overline{WE}.$

			DP8	420V/21	V/22V	-33		DP84T2	2-25	
Number	Symbol	Common Parameter Description	С	L	C	H.	С	L	C	
		Description	Min	Max	Min	Max	Min	Max	Min	Max
21	tPEDL	ECAS Asserted to DTACK Asserted during a Burst Access (Programmed as DTACK0)		28		28		28		28
22	tPEDH	ECAS Negated to DTACK Negated during a Burst Access		30		30		30		30
23	tSWCK	WAITIN Asserted Setup to CLK	4		4		4		4	
24	tPWINWEH	WIN Asserted to WE Asserted		23		33		23		33
25	tPWINWEL	WIN Negated to WE Negated		23		33		23		33
26	tPAQ	Row, Column Address Valid to Q0-8, 9, 10 Valid		21		30		21		30
27	tPCINCQ	COLINC Asserted to Q0-8, 9, 10 Incremented		24		33		24		33
28	tSCINEN	COLINC Asserted Setup to ECAS Asserted to Ensure tASC = 0 ns	13		15		13		15	
29a	tSARQCK1	AREQ, AREQB Negated Setup to CLK High with 1 Period of Precharge	29		29		29		29	
29b	tSARQCK2	AREQ, AREQB Negated Setup to CLK High with > 1 Period of Precharge Programmed	10		10		10		10	
30	tPAREQDH	AREQ Negated to DTACK Negated		20		20		20		20
31	tPCKCAS	CLK High to CAS Asserted when Delayed by WIN		15		22		15		22
32	tSCADEN	Column Address Setup to ECAS Asserted to Guarantee tASC = 0	7		8		7		8	
33	tWCINC	COLINC Pulse Width	10		10		10		10	
34a	tPCKCL0	CLK High to CAS Asserted following Precharge (tRAH = 15 ns, tASC = 0 ns)		65		75		65		75
34b	tPCKCL1	CLK High to CAS Asserted following Precharge (tRAH = 15 ns, tASC = 10 ns)		75		83		75	ì	83
34c	tPCKCL2	CLK High to CAS Asserted following Precharge (tRAH = 25 ns, tASC = 0 ns)		75		83		75		83
34d	tPCKCL3	CLK High to CAS Asserted following Precharge (tRAH = 25 ns, tASC = 10 ns)		85		93		85		93
35	tCAH	Column Address Hold Time (Interleave Mode Only)	25		25		25		25	
36	tPCQR	CAS Asserted to Row Address Valid (Interleave Mode Only)	_	70		70		70		70

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_{\Delta} < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C_L = 50 pF loads on all outputs except

 $C_1 = 150 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}$: or

 $C_H=50$ pF loads on all outputs except $C_H=125$ pF loads on $\overline{RAS}0\text{--}3$ and $\overline{CAS}0\text{--}3$ and

 $C_H = 380 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}$

			DP8	420V/21	V/22V-	33		DP84T2	2-25	
Number	Symbol	Difference Parameter Description	С	L	C	Ή	С	L	(Эн
			Min	Max	Min	Max	Min	Max	Min	Max
50	tD1	(ĀREQ or ĀREQB Negated to RAS Negated) Minus (CLK High to RAS Asserted)		9		9		9		9
51	tD2	(CLK High to Refresh RAS Negated) Minus (CLK High to RAS Asserted)		7		7		7		7
52	tD3a	(ADS Asserted to RAS Asserted (Mode 1)) Minus (AREQ Negated to RAS Negated)		2		2		2		2
53	tD3b	(CLK High to RAS Asserted (Mode 0)) Minus (AREQ Negated)		2		2		2		2
54	tD4	(ECAS Asserted to CAS Asserted) Minus (ECAS Negated)	-4	4	-4	4	-4	4	-4	4
55	tD5	(CLK to Refresh RAS Asserted) Minus (CLK to Refresh RAS Negated)		2		2		2		2
52	tD2	(ĀREQ Negated to ĀAS Negated) Minus (ĀDS Asserted to ĀAS Asserted (Mode 1))		4		4		4		4

			DP8	8420V/21	V/22V-	33	DP84T22-25				
Number	Symbol	TRI-STATE Parameter Description	C) <u>L</u>	C	Н	CL		(} _H	
			Min	Max	Min	Max	Min	Max	Min	Max	
80	t _{PZL}	Delay from TRI-STATE to Low Level						20		20	
81	[†] PZH	Delay from TRI-STATE to High Level						30		30	
82	t _{PLZ}	Delay from TRI-STATE to TRI-STATE						50		50	
83	t _{PHZ}	Delay from TRI-STATE to TRI-STATE						45		45	

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_A < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C_I = 50 pF loads on all outputs except


 $C_L = 150 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}; \text{ or }$

C_H = 50 pF loads on all outputs except

C_H = 125 pF loads on RAS0-3 and CAS0-3 and

 $C_H = 380 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}.$

			DP8	420V/21	V/22V	-33	DP84T22-25					
Number	Symbol	Common Dual Access Parameter Description	С	L	C	Н	С	L	C	Н		
		Parameter Description	Min	Max	Min	Max	Min	Max	Min	Max		
100	tHCKARQB	AREQB Negated Held from CLK High	2		2		2		2			
101	tSARQBCK	AREQB Asserted Setup to CLK High	4		4		4		4			
102	tPAQBRASL	AREQB Asserted to RAS Asserted		28		32		28		32		
103	tPAQBRASH	AREQB Negated to RAS Negated		25		30		25		30		
105	tPCKRASG	CLK High to RAS Asserted for Pending Port B Access		35		40		35		40		
106	tPAQBATKBL	AREQB Asserted to ATACKB Asserted		33		33		33		33		
107	tPCKATKB	CLK High to ATACKB Asserted for Pending Access		40		40		40		40		
108	tPCKGH	CLK High to GRANTB Asserted		26		26		26		26		
109	tPCKGL	CLK High to GRANTB Negated		20		20		20		20		
110	tSADDCKG	Row Address Setup to CLK High That Asserts RAS following a GRANTB Change to Ensure tASR = 0 ns for Port B	7		11		7		11			
111	tSLOCKCK	LOCK Asserted Setup to CLK Low to Lock Current Port	2		2		2		2			
112	tPAQATKBH	AREQ Negated to ATACKB Negated		10		10		10		10		
113	tPAQBCASH	AREQB Negated to CAS Negated		35		42		35		42		
114	tSADAQB	Address Valid Setup to AREQB Asserted	3		7		3		7			
116	tHCKARQG	AREQ Negated Held from CLK High	3		3		3		3			
117	tWAQB	AREQB High Pulse Width to Guarantee tASR = 0 ns	15		17		15		17			
118a	tPAQBCAS0	AREQB Asserted to CAS Asserted (tRAH = 15 ns, tASC = 0 ns)		80		87		80		87		
118b	tPAQBCAS1	AREQB Asserted to CAS Asserted (tRAH = 15 ns, tASC = 10 ns)		90		97		90		97		
118c	tPAQBCAS2	AREQB Asserted to CAS Asserted (tRAH = 25 ns, tASC = 0 ns)		90		97		90		97		
118d	tPAQBCAS3	AREQB Asserted to CAS Asserted (tRAH = 25 ns, tASC = 10 ns)		100		107		100		107		
120a	tPCKCASG0	CLK High to CAS Asserted for Pending Port B Access (tRAH = 15 ns, tASC = 0 ns)		80		87		80		87		
120b	tPCKCASG1	CLK High to CAS Asserted for Pending Port B Access (tRAH = 15 ns, tASC = 10 ns)		90		97		90		97		
120c	tPCKCASG2	CLK High to CAS Asserted for Pending Port B Access (tRAH = 25 ns, tASC = 0 ns)		90		97		90		97		
120d	tPCKCASG3	CLK High to CAS Asserted for Pending Port B Access (tRAH = 25 ns, tASC = 10 ns)		100		107		100		107		
121	tSBADDCKG	Bank Address Valid Setup to CLK High That Starts RAS for Pending Port B Access	5		5		5		5			



Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_{\Delta} < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:


C_I = 50 pF loads on all outputs except

 $C_L = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{WE}$; or

C_H = 50 pF loads on all outputs except

 C_H = 125 pF loads on $\overline{RAS}0$ -3 and $\overline{CAS}0$ -3 and C_H = 380 pF loads on Q0-8, 9, 10 and \overline{WE} .

			DP8	420V/21	V/22V-	33	DP84T22-25				
Number	Symbol	Refresh Parameter Description	С	L	C	н	С	L	C	>н	
		Description	Min	Max	Min	Max	Min	Max	Min	Max	
200	tSRFCK	RFSH Asserted Setup to CLK High	16		16		16		16		
201	tSDRFCK	DISRFSH Asserted Setup to CLK High	16		16	_	16		16		
202	tSXRFCK	EXTENDRF Setup to CLK High	8		8		8		8		
204	tPCKRFL	CLK High to RFIP Asserted		25		25		25		25	
205	tPARQRF	ĀREQ Negated to RFIP Asserted		35		35		35		35	
206	tPCKRFH	CLK High to RFIP Negated		37		37		37		37	
207	tPCKRFRASH	CLK High to Refresh RAS Negated		23		27		23		27	
208	tPCKRFRASL	CLK High to Refresh RAS Asserted		19		19		19		19	
209a	tPCKCL0	CLK High to CAS Asserted during Error Scrubbing (t _{RAH} = 15 ns, t _{ASC} = 0 ns)		64		73		64		73	
209b	tPCKCL1	CLK High to CAS Asserted during Error Scrubbing (t _{RAH} = 15 ns, t _{ASC} = 10 ns)		74		83		74		83	
209c	tPCKCL2	CLK High to CAS Asserted during Error Scrubbing (t _{RAH} = 25 ns, t _{ASC} = 0 ns)		74		83		74		83	
209d	tPCKCL3	CLK High to CAS Asserted during Error Scrubbing (t _{RAH} = 25 ns, t _{ASC} = 10 ns)		85		94		85		94	
210	tWRFSH	RFSH Pulse Width	9		9		9		9		
211	tPCKRQL	CLK High to RFRQ Asserted		22		22		22		22	
212	tPCKRQH	CLK High to RFRQ Negated		22		22		22		22	



Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_A < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C_I = 50 pF loads on all outputs except


 $C_L = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{\text{WE}}$; or


C_H = 50 pF loads on all outputs except

C_H = 125 pF loads on RAS0-3 and CAS0-3 and

 $C_H = 380 \text{ pF loads on Q0-8, 9, 10 and WE}.$

			DP84	120V/21	V/22V-	33		DP84T2	2-25	
Number	Symbol	Mode 0 Access Parameter Description	C	L	C	Ή	С	L	C	Н
		Tarameter Besonption	Min	Max	Min	Max	Min	Max	Min	Max
300	tSCSCK	CS Asserted to CLK High	8		8		8		8	
301a	tSALECKNL	ALE Asserted Setup to CLK High Not Using On-Chip Latches or if Using On-Chip Latches and B0, B1, Are Constant, Only 1 Bank	10		10		10		10	
301b	tSALECKL	ALE Asserted Setup to CLK High, if Using On-Chip Latches if B0, B1 Can Change, More Than One Bank	18		18		18		18	
302	tWALE	ALE Pulse Width	15		15		15		15	
303	tSBADDCK	Bank Address Valid Setup to CLK High	10		10		10		10	
304	tSADDCK	Row, Column Valid Setup to CLK High to Guarantee tASR = 0 ns	4		8		4		8	
305	tHASRCB	Row, Column, Bank Address Held from ALE Negated (Using On-Chip Latches)	6		6		6		6	
306	tSRCBAS	Row, Column, Bank Address Setup to ALE Negated (Using On-Chip Latches)	1		1		1		1	
307	tPCKRL	CLK High to RAS Asserted		20		25		20		25
308a	tPCKCL0	CLK High to CAS Asserted (t _{RAH} = 15 ns, t _{ASC} = 0 ns)		63		70		63		70
308b	tPCKCL1	CLK High to CAS Asserted (t _{RAH} = 15 ns, t _{ASC} = 10 ns)		74		81		74		81
308c	tPCKCL2	CLK High to CAS Asserted (t _{RAH} = 25 ns, t _{ASC} = 0 ns)		74		81		74		81
308d	tPCKCL3	CLK High to CAS Asserted (t _{RAH} = 25 ns, t _{ASC} = 10 ns)		88		95		88		95
309	tHCKALE	ALE Negated Hold from CLK High	0		0		0		0	
310	tSWINCK	WIN Asserted Setup to CLK High to Guarantee CAS is Delayed	-21		-21		16		-16	
311	tPCSWL	CS Asserted to WAIT Asserted		16		16		16		16
312	tPCSWH	CS Negated to WAIT Negated		18		18		18		18
313	tPCLKDL1	CLK High to DTACK Asserted (Programmed as DTACKO)		25		25		25		25
314	tPALEWL	ALE Asserted to WAIT Asserted (CS is Already Asserted)		20		20		20		20
315		AREQ Negated to CLK High That Starts Access RAS to Guarantee tASR = 0 ns (Non-Interleaved Mode Only)	25		29		25		29	
316	tPCKCV0	CLK High to Column Address Valid (t _{RAH} = 15 ns, t _{ASC} = 0 ns)		55		60		55		60
317	tPCKCV1	CLK High to Column Address Valid (t _{RAH} = 25 ns, t _{ASC} = 0 ns)		65		65		65		65






Unless otherwise stated $V_{CC} = 5.0 \text{V} \pm 10\%$, $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).


Two different loads are specified:

C_L = 50 pF loads on all outputs except $C_l = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{\text{WE}}$; or CH = 50 pF loads on all outputs except

 $C_H = 125$ pF loads on $\overline{RAS0}$ -3 and $\overline{CAS0}$ -3 and $C_H = 380$ pF loads on Q0-8, 9, 10 and \overline{WE} .

			DP	3420V/2	1V/22V	-33		DP841	22-25	
Number	Symbol	Mode 1 Access Parameter Description	С	L	С	н	С	L	С	Н
		Parameter Description	Min	Max	Min	Max	Min	Max	Min	Max
400a	tSADSCK1	ADS Asserted Setup to CLK High	8		8		8		8	
400b	tSADSCKW	ADS Asserted Setup to CLK (to Guarantee Correct WAIT or DTACK Output; Doesn't Apply for DTACK0)	19		19		19		19	
401	tSCSADS	CS Setup to ADS Asserted	2		2		2		2	
402	tPADSRL	ADS Asserted to RAS Asserted		21		25		21		25
403a	tPADSCL0	ADS Asserted to CAS Asserted (tRAH = 15 ns, tASC = 0 ns)		68		75		68		75
403b	tPADSCL1	ADS Asserted to CAS Asserted (tRAH = 15 ns, tASC = 10 ns)		78		85		78		85
403c	tPADSCL2	ADS Asserted to CAS Asserted (tRAH = 25 ns, tASC = 0 ns)		78		85		78		85
403d	tPADSCL3	ADS Asserted to CAS Asserted (tRAH = 25 ns, tASC = 10 ns)		88		95		88		95
404	tSADDADS	Row Address Valid Setup to ADS Asserted to Guarantee tASR = 0 ns	3		5		3		5	
405	tHCKADS	ADS Negated Held from CLK High	0		0		0		0	
406	tSWADS	WAITIN Asserted Setup to ADS Asserted to Guarantee DTACKO Is Delayed	0		0		0		0	
407	tSBADAS	Bank Address Setup to ADS Asserted	6		6		6		6	
408	tHASRCB	Row, Column, Bank Address Held from ADS Asserted (Using On-Chip Latches)	6		6		6		6	
409	tSRCBAS	Row, Column, Bank Address Setup to ADS Asserted (Using On-Chip Latches)	1		1		1		1	
410	tWADSH	ADS Negated Pulse Width	12		16		12		17	
411	tPADSD	ADS Asserted to DTACK Asserted (Programmed as DTACK0)		28		28		28		28
412	tSWINADS	WIN Asserted Setup to ADS Asserted (to Guarantee CAS Delayed during Writes Accesses)	-10		-10		-10		-10	
413	tPADSWL0	ADS Asserted to WAIT Asserted (Programmed as WAIT0, Delayed Access)		20		20		20		20
414	tPADSWL1	ADS Asserted to WAIT Asserted (Programmed WAIT 1/2 or 1)		20		20		20		20
415	tPCLKDL1	CLK High to DTACK Asserted (Programmed as DTACK0, Delayed Access)		25		25		25		25
416		AREO Negated to ADS Asserted to Guarantee tASR = 0 ns (Non Interleaved Mode Only)	18		20		18		20	
417	tPADSCV0	ADS Asserted to Column Address Valid (t _{RAH} = 15 ns, t _{ASC} = 0 ns)		51		60		51		60





Unless otherwise stated V_{CC} = 5.0V ±10%, 0°C < T_A < 70°C, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C_L = 50 pF loads on all outputs except

 $C_1 = 150 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{WE}$; or

 $C_H=50$ pF loads on all outputs except $C_H=125$ pF loads on $\overline{RAS}0$ -3 and $\overline{CAS}0$ -3 and $C_H=380$ pF loads on Q0-8, 9, 10 and \overline{WE} .

			DI	P8420V/2	21V/22V	-33		DP847	Γ22-25	
Number	Symbol	Mode 1 Dual Access Parameter Description	(> _L		Н	C	, L	C	Эн
		Tallamotor Docompacti	Min	Max	Min	Max	Min	Max	Min	Max
450	tSADDCKG	Row Address Setup to CLK High That Asserts RAS following a GRANTB Port Change to Ensure tASR = 0 ns	7		11		7		11	
451	tPCKRASG	CLK High to RAS Asserted for Pending Access	_	30		35		30		35
452	tPCLKDL2	CLK to DTACK Asserted for Delayed Accesses (Programmed as DTACK0)		33		33		33		33
453a	tPCKCASG0	CLK High to CAS Asserted for Pending Access (t _{RAH} = 15 ns, t _{ASC} = 0 ns)		81		89		81		89
453b	tPCKCASG1	CLK High to CAS Asserted for Pending Access (t _{RAH} = 15 ns, t _{ASC} = 10 ns)		91		99		91		99
453c	tPCKCASG2	CLK High to CAS Asserted for Pending Access (t _{RAH} = 25 ns, t _{ASC} = 0 ns)		91		99		91		99
453d	tPCKCASG3	CLK High to CAS Asserted for Pending Access (t _{RAH} = 25 ns, t _{ASC} = 10 ns)		101	·	109		101		109
454	tSBADDCKG	Bank Address Valid Setup to CLK High that Asserts RAS for Pending Access	3		3		3		3	
455	tSADSCK0	ADS Asserted Setup to CLK High	8		8		8		8	

Unless otherwise stated $V_{CC} = 5.0V \pm 10\%$, $0^{\circ}C < T_{A} < 70^{\circ}C$, the output load capacitance is typical for 4 banks of 18 DRAMs per bank, including trace capacitance (Note 2).

Two different loads are specified:

C_I = 50 pF loads on all outputs except

 $C_l = 150 \text{ pF loads on Q0-8, 9, 10 and } \overline{\text{WE}}$; or

C_H = 50 pF loads on all outputs except

 $C_H = 125 \text{ pF loads on } \overline{RAS0} - 3 \text{ and } \overline{CAS0} - 3 \text{ and}$

 $C_H = 380 \text{ pF loads on } Q0-8, 9, 10 \text{ and } \overline{\text{WE}}.$

			DF	8420V/2	21V/22V	-33	DP84T22-25				
Number	Symbol	Programming Parameter Description	() _L	CH		CL		С	Н	
500 t 501 t 502 t 503 t		Parameter Description	Min	Max	Min	Max	Min	Max	Min	Max	
500	tHMLADD	Mode Address Held from ML Negated	4		4		4		4		
501	tSADDML	Mode Address Setup to ML Negated	3		3		3		3	:	
502	tWML	ML Pulse Width	9		9		9		9		
503	tSADAQML	Mode Address Setup to AREQ Asserted	0		0		0		0		
504	tHADAQML	Mode Address Held from AREQ Asserted	30	,	30		30		30		
505	tSCSARQ	CS Asserted Setup to AREQ Asserted	3		3		3		3		
506	tSMLARQ	ML Asserted Setup to AREQ Asserted	6		6		6		6		




FIGURE 44. 500: Programming

TL/F/11109-71

14.0 Functional Differences between the DP8420V/21V/22V, DP84T22 and the DP8420/21/22

1. Extending the Column Address Strobe (CAS) after AREQ Transitions High

The DP8420V/21V/22V, DP84T22 allows $\overline{\text{CAS}}$ to be asserted for an indefinite period of time beyond $\overline{\text{AREQ}}$ (or $\overline{\text{AREQB}}$, DP8422V, DP84T22 only. Scrubbing refreshes are not affected.) being negated by continuing to assert the appropriate $\overline{\text{ECAS}}$ inputs. This feature is allowed as long as the $\overline{\text{ECASO}}$ input was negated during programming. The DP8420/21/22 does not allow this feature.

2. Dual Accessing

The DP8420V/21V/22V, DP84T22 asserts \$\overline{RAS}\$ either one or two clock periods after GRANTB has been asserted or negated depending upon how the R0 bit was programmed during the mode load operation. The DP8420/21/22 will always start \$\overline{RAS}\$ one clock period after GRANTB is asserted or negated. The above statements assume that \$\overline{RAS}\$ precharge has been completed by the time GRANTB is asserted or negated.

3. Refresh Request Output (RFRQ)

The DP8420V/21V/22V, DP84T22 allows RFRQ (refresh request) to be output on the WE output pin given that ECAS0 was negated during programming or the controller was programmed to function in the address pipelining (memory interleaving) mode. The DP8420/21/22 only allows RFRQ to be output during the address pipelining mode.

4. Clearing the Refresh Request Clock Counter

The DP8420V/21V/22V, DP84T22 allows the internal refresh request clock counter to be cleared by negating DISRFSH and asserting RFSH for at least 500 ns. The DP8420/21/22 clears the internal refresh request clock counter if DISRFSH remains low for at least 500 ns. Once the internal refresh request clock counter is cleared the user is guaranteed that an internally generated RFRQ will not be generated for at least 13 $\mu s-15$ μs (depending upon how programming bits C0, 1, 2, 3 were programmed).

15.0 DP8420V/21V/22V, DP84T22 User Hints

 All inputs to the DP8420V/21V/22V, DP84T22 should be tied high, low or the output of some other device.

Note: One signal is active high. COLINC (EXTNDRF) should be tied low to disable

- 2. Each ground on the DP8420V/21V/22V, DP84T22 must be decoupled to the closest on-chip supply ($V_{\rm CC}$) with 0.1 $\mu{\rm F}$ ceramic capacitor. This is necessary because these grounds are kept separate inside the DP8420V/21V/22V, DP84T22. The decoupling capacitors should be placed as close as possible with short leads to the ground and supply pins of the DP8420V/21V/22V, DP84T22.
- 3. The output called "CAP" should have a 0.1 μF capacitor to ground.
- The DP8420V/21V/22V, DP84T22 has 20Ω series damping resistors built into the output drivers of RAS, CAS, address and WE/RFRQ. Space should be provided

for external damping resistors on the printed circuit board (or wire-wrap board) because they may be needed. The value of these damping resistors (if needed) will vary depending upon the output, the capacitance of the load and the characteristics of the trace as well as the routing of the trace. The value of the damping resistor also may vary between the wire-wrap board and the printed circuit board. To determine the value of the series damping resistor it is recommended to use an oscilloscope and look at the furthest DRAM from the DP8420V/21V/22V DP84T22. The undershoot of RAS, CAS, WF and the addresses should be kept to less than 0.5V below ground by varying the value of the damping resistor. The damping resistors should be placed as close as possible with short leads to the driver outputs of the DP8420V/21V/ 22V DP84T22

- 5. The circuit board must have a good V_{CC} and ground plane connection. If the board is wire-wrapped, the V_{CC} and ground pins of the DP8420V/21V/22V, DP84T22, the DRAM associated logic and buffer circuitry must be soldered to the V_{CC} and ground planes.
- 6. The traces from the DP8420V/21V/22V, DP84T22 to the DRAM should be as short as possible.
- ECAS0 should be held low during programming if the user wishes that the DP8420V/21V/22V, DP84T22 be compatible with a DP8420/21/22 design.
- 8. Parameter Changes due to Loading

All A.C. parameters are specified with the equivalent load capacitances, including traces, of 64 DRAMs organized as 4 banks of 18 DRAMs each. Maximums are based on worst-case conditions. If an output load changes then the A.C. timing parameters associated with that particular output must be changed. For example, if we changed our output load to

 $C = 250 \text{ pF loads on } \overline{RAS}0-3 \text{ and } \overline{CAS}0-3$

 $C = 760 \text{ pF loads on } \Omega0-9 \text{ and } \overline{\text{WF}}$

we would have to modify some parameters (not all calculated here)


\$308a clock to CAS asserted


$$(t_{RAH} = 15 \text{ ns}, t_{ASC} = 0 \text{ ns})$$

A ratio can be used to figure out the timing change per change in capacitance for a particular parameter by using the specifications and capacitances from heavy and light load timing.

$$\begin{split} \text{Ratio} &= \frac{\$308\text{a w/Heavy Load} - \$308\text{a w/Light Load}}{C_{\text{H}}(\overline{\text{CAS}}) - C_{\text{L}}(\overline{\text{CAS}})} \\ &= \frac{79\text{ ns} - 72\text{ ns}}{125\text{ pF} - 50\text{ pF}} = \frac{7\text{ ns}}{75\text{ pF}} \\ \$308\text{a (actual)} &= (\text{capacitance difference} \times \\ &\quad \text{ratio)} + \$308\text{a (specified)} \\ &= (250\text{ pF} - 125\text{ pF})\frac{7\text{ ns}}{75\text{ pF}} + 79\text{ ns} \\ &= 11.7\text{ ns} + 79\text{ ns} \\ &= 90.7\text{ ns} \ @ 250\text{ pF load} \end{split}$$

 It is required that the user perform a hardware reset to the DP8420V/21V/22V, DP84T22 before programming and using the chip. A hardware reset consists of asserting both ML and DISRFSH for a minimum of 16 positive edges of CLK, see Section 3.1.





Plastic Chip Carrier (V)
Order Number DP8422V-33 or DP84T22-25
NS Package Number V84A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Paulorian Sermiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tei: 1(800) 272-9959 TWX: (910) 339-9240

National Semiconducto GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: (0-81-41) 103-0 Teleu: 527-649 Fax: (08141) 103554 National Semiconductor Japan Ltd. Sanseido Bidg. 5F 4-15 Nishi Shinjuku Shinjuku-Ku, Tokyo 160, Japan Tel: 3-299-7001 FAX: 3-299-7000 National Semiconductor Hong Kong Ltd. Suite 513, 5th Floor Chinachem Golden Plaza, 77 Mody Road, Tsimshatsui Ea: Kowloon, Hong Kong Tei: 3-7231290

96 NSSEA HX

National Semicondutores Do Brasil Ltda. Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao Paulo, SP, Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR

National Semiconductor (Australia) PTY, Ltd. 1st Floor, 441 St. Kilda Rd. Melbourne, 3004 Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at arry time without notice to change said circuitry and specifications