# 4

### **DISTINCTIVE CHARACTERISTICS**

- · Fully static storage and interface circuitry
- Automatic power-down when deselected
- Low power dissipation
  - Am21L41; 220 mW active, 27.5 mW power down
- High output drive
- TTL compatible interface levels
- No power-on current surge

## **GENERAL DESCRIPTION**


The Am21L41 is a high-performance, 4096-bit, static, read/write, random-access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard Schottky TTL loads or up to six standard TTL loads.

Only a single +5-volt power supply is required. When deselected ( $\overline{CS} > V_{HI}$ ), the Am21L41 automatically enters

a power-down mode which reduces power dissipation by as much as 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-OR operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

# **BLOCK DIAGRAM**




### PRODUCT SELECTOR GUIDE

Part Number	Am21L41-12	Am21L41-15	Am21L41-20	Am21L41-2	
Maximum Access Time (ns)	120	150	200	250	
Maximum Active Current (mA)	55	40	40	40	
Maximum Standby Current (mA)	10	5	5	5	

Publication # Rev. Amendment 03078 D /0 Issue Date: January 1969

4-11


# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

# METALLIZATION AND PAD LAYOUT

Address D	Address Designators							
External	internal							
Ao	A <sub>2</sub>							
. A <sub>1</sub>	A <sub>5</sub>							
A <sub>2</sub>	A4							
A3	A3							
A4	A <sub>8</sub>							
A <sub>5</sub>	A <sub>7</sub>							
A <sub>6</sub>	A <sub>1</sub>							
A <sub>7</sub>	Ao							
A <sub>8</sub>	A <sub>11</sub>							
Ag	A <sub>9</sub>							
A <sub>10</sub>	A <sub>10</sub>							
A <sub>11</sub>	A6							




Die Size: 0.130" x 0.106"

# ORDERING INFORMATION

### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations							
AM21L41-12							
AM21L41-15	PC, PCB, DC.						
AM21L41-20	DCB DC,						
AM21L41-25	7						

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### PIN DESCRIPTION

A<sub>0</sub>-A<sub>11</sub> Address (Inputs)

The address input lines select memory location from which to read or write.

# CS Chip Select (Input, Active LOW)

The Chip Select line selects the memory device for active operation.

# WE Write Enable (Input, Active LOW)

When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.

#### Din Data in (input)

This pin is used to enter data during write operations.

#### DOUT Data Out (Output, Three-State)

The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, WE HIGH). The line goes three-state during write operations.

V<sub>CC</sub> Power Supply

Vss Ground

# ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	0 to +70°C
Supply Voltage	
All Signal Voltage with	•
Respect to Ground	1.5 V to +7.0 V
Power Dissipation	
DC Output Current	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES** (Note 2)

Commoercial (C) Devices			
Temperature (T <sub>A</sub> )0	to	+ 70°	Ċ
Supply Voltage (VCC)+4.5 V			

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating ranges unless otherwise specified


				Am21	L41-12	Am21L41-15, Am21L41-20, Am21L41-25		Units
Parameter Symbol	Parameter Description	Test Cond	Min.	Max.	Min.	Max.		
ЮН	Output HIGH Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V	-4		-4		mA
lOL	Output LOW Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 70°C	8		8		mA
VIH	Input HIGH Voltage			2.0	6.0	2.0	6.0	<b>v</b>
VIL	Input LOW Voltage			-2.5	0.8	-2.5	0.8	<b>&gt;</b>
lix	Input Load Current	V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>		10		10	μΑ	
loz	Output Leakage Current	V <sub>SS</sub> ≤ V <sub>O</sub> ≤ V <sub>OC</sub> Output Disabled	T <sub>A</sub> = 70°C	-10	10	-10	10	μΑ
los	Output Short-Circuit Current	V <sub>SS</sub> ≤ V <sub>O</sub> ≤ V <sub>CC</sub> (Note 3)	0 to +70°C	-120	120	-120	120	mA
lcc	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> , CS ≤ V <sub>IL</sub>	T <sub>A</sub> = 0°C		55		40	mA
ISB	Automatic CS Power Down Current	Max. V <sub>CC</sub> , (CS > V <sub>IH</sub> ) (Note 5)			10		5.0	mA
CI	Input Capacitance (Note 13)	Test Frequency = 1.0 MHz			5.0		5.0	pF
Co	Output Capacitance (Note 13)	T <sub>A</sub> = 25°C, All pins at (		6.0		6.0		

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.


- 2. For test and correlation purpose, operating temperature is defined as the "instant-ON" case temperature.
- 3. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms.
- 4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.5 V and output loading of the specified IOL/IOH and CL = 30 pF load capacitance (reference A. under Switching Test Circuit.).
- 5. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

  6. A pull-up resistor to VCC on the CS input is required to keep the device deselected during VCC power up, otherwise
- ISB will exceed values given.
- 7. Chip deselected greater than 55 ns prior to selection.
- 8. Chip deselected less than 55 ns prior to selection.
- 9. Transtion is measured at  $V_{OH}$  -500 mV and  $V_{OL}$  +500 mV levels on the output from 1.5 V level on the input with load shown in Figure A using C<sub>L</sub> = 5 pF (under switching test circuit).
- 10. WE is HIGH for read cycle.
- Device is continuously selected, CS = V<sub>IL</sub>.
   Address valid prior to or coincident with CS transition LOW.
- 13. These parameters are not 100% tested, but are evaluated at initial characterization and at anytime the design is modified where capacitance may be affected.

# TYPICAL DC and AC CHARACTERISTICS



# SWITCHING TEST CIRCUIT



A. Output Load


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (See Notes 4-12)

No.		Parameter Description		Am21L41-12		Am21L41-15		Am21L41-20		Am21L41-25		
	Parameter Symbol			Min.	Max.	Max. Min. Max. Min. Max.	Max.	Min.	Max.	Units		
Read	Cycle											
1	<sup>t</sup> RC	Address Valid to Address Do Not Care Time (Read Cycle Time)		120		150		200		250		ns
2	taa.	Address Valid to Data Out Valid Delay (Address Access Time)			120		150		200		250	ns
3	tASC1	Chip Select LOW to Data	Note 7)		120		150		200		250	ns
4	tASC2	Out Valid (i	Note 8)		130		160		200		250	กร
5	t <sub>L</sub> z	Chip Select LOW to Data Out On (Note 9, 13)		10		10		10		10		ns
6	tнz	Chip Select HIGH to Data Out Off (Note 9, 13)		0	60	0	60	0	60	0	60	ns
7	toH-	Output hold after address change	9	10		10		10		10		ns
8	tPD	Chip Select HIGH to Power LOW Delay (Note 13)			60		60		60		60	ns
9	te∪	Chip Select LOW to Power HIGH Delay (Note 13)		0		0		0		0		ns
Write	Cycle										,	,
10	twc	Address Valid to Address Do No Time (Write Cycle Time)	t Care	120		150		200		250		ns
11	₹WP	Write Enable LOW to Write Enable HIGH Time (Note 5)		60		60		60		75		ns
12	twr	Write Enable HIGH to Address Do Not Care Time		10		15		20		20		ns
13	twz	Write Enable LOW to Data Out Off Delay (Notes 9, 13)		0	70	0	80	0	80	0	80	ns
14	tow	Data in Valid to Write Enable Hi Time	GH	50		60		60		75	ļ	ns
15	<sup>t</sup> DH	Write Enable HiGH to Data In D Care Time	o Not	10		10		10		10		ns
16	tas	Address Valid to Write Enable Lo	ow	0		0		0		0		ns
17	tcw	Chip Select LOW to Write Enabl Time (Note 5)	e HIGH	110		135		180		230		ns
18	tow	Write Enable HIGH to Output Tu (Notes 9, 13)	ırn On	0		0		0		0		ns
19	taw	Address Valid to End of Write		110		135	1	180	l .	230		ns


Notes: See notes following DC Characteristics table.

Am27C128

# SWITCHING WAVEFORMS (Cont'd.)



Read Cycle No. 1 (Notes 10 & 11)




Read Cycle No. 2 (Notes 10 & 12)


Am21L41

4-17

# **SWITCHING WAVEFORMS**



Write Cycle No. 1 (WE Controlled)



4-18 Am27L41