

Document Title

256Kx36 & 512Kx18-Bit Synchronous Burst SRAM

Revision History

<u>Rev.No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	April. 10 . 1998	Preliminary
0.1	Change DC Characteristics. Isb value from 60mA to 90mA at -8 Isb value from 50mA to 80mA at -9 Isb value from 40mA to 70mA at -10 Isb1 value from 10mA to 30mA Isb2 value from 10mA to 30mA	Aug. 31. 1998	Preliminary
0.2	1. Changed tCD from 8.0ns to 8.5ns at -8 2. Changed tCYC from 13.0ns to 12.0ns at -10 3. Changed DC condition at Icc and parameters Icc ; from 300mA to 350mA at -8, from 260mA to 300mA at -9, from 220mA to 260mA at -10, Isb ; from 90mA to 130mA at -8, from 80mA to 120mA at -9, from 70mA to 110mA at -10,	Sep. 09.. 1998	Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

256Kx36 & 512Kx18-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- V_{DD} = 3.3V ±5% Power Supply.
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A Package.

FAST ACCESS TIMES

Parameter	Symbol	-8	-9	-10	Unit
Cycle Time	tcyc	10	12	12	ns
Clock Access Time	tcd	8.5	9.0	10.0	ns
Output Enable Access Time	toe	3.5	3.5	3.5	ns

GENERAL DESCRIPTION

The KM736V887 and KM718V987 are 9,437,184-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 256K(512K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; GW, BW, LBO, ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by GW, and each byte write is performed by the combination of WEx and BW when GW is high. And with CS1 high, ADSP is blocked to control signals.


Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input.

LBO pin is DC operated and determines burst sequence(linear or interleaved).


ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The KM736V887 and KM718V987 are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



PIN NAME


SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A17	Address Inputs	32,33,34,35,36,37,43 44,45,46,47,48,49,50 81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
<u>ADV</u>	Burst Address Advance	83	VSS	Ground	17,40,67,90
<u>ADSP</u>	Address Status Processor	84	N.C.	No Connect	14,16,38,39,42,66
<u>ADSC</u>	Address Status Controller	85	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
<u>CLK</u>	Clock	89	DQbo~b7		68,69,72,73,74,75,78,79
<u>CS1</u>	Chip Select	98	DQco~c7		2,3,6,7,8,9,12,13
<u>CS2</u>	Chip Select	97	DQd0~d7		18,19,22,23,24,25,28,29
<u>CS2</u>	Chip Select	92	DQPa~Pd		51,80,1,30
<u>WE_x(x=a,b,c,d)</u>	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply (+3.3V)	4,11,20,27,54,61,70,77
<u>OE</u>	Output Enable	86	VSSQ	Output Ground	5,10,21,26,55,60,71,76
<u>GW</u>	Global Write Enable	88			
<u>BW</u>	Byte Write Enable	87			
<u>ZZ</u>	Power Down Input	64			
<u>LBO</u>	Burst Mode Control	31			

NOTE : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



ELECTRONICS

PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,43 44,45,46,47,48,49,50 80,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
ADV	Burst Address Advance	83	VSS	Ground	17,40,67,90
ADSP	Address Status Processor	84	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29, 30,38,39,42,51,52,53,56, 57,66,75,78,79,95,96
ADSC	Address Status Controller	85	DQao ~ a7	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CLK	Clock	89	DQbo ~ b7		8,9,12,13,18,19,22,23
CS1	Chip Select	98	DQPa, Pb		74,24
CS2	Chip Select	97	VDDQ	Output Power Supply (+3.3V)	4,11,20,27,54,61,70,77
WEx	Byte Write Inputs	93,94	VSSQ	Output Ground	5,10,21,26,55,60,71,76
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

NOTE : 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



ELECTRONICS

FUNCTION DESCRIPTION

The KM736V887 and KM718V987 are synchronous SRAM designed to support the burst address accessing sequence of the Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation.

All byte write occurs by enabling GW(independent of BW and WEx), and individual byte write is performed only when GW is high and BW is low. In KM736V887, a 256Kx36 organization, WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd.

CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.

ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when ADV is sampled low.

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.

BURST SEQUENCE TABLE

(Interleaved Burst)

<u>LBO</u> PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>
First Address ↓ Fourth Address	0	0	0	1	1	0	1	1	1
	0	1	0	0	1	1	1	1	0
	1	0	1	1	0	0	0	0	1
	1	1	1	0	0	1	0	0	0

(Linear Burst)

<u>LBO</u> PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>	<u>A1</u>	<u>A0</u>
First Address ↓ Fourth Address	0	0	0	1	1	0	1	1	1
	0	1	1	0	1	1	0	0	0
	1	0	1	1	0	0	0	0	1
	1	1	0	0	0	1	1	1	0

NOTE : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



ELECTRONICS

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS1	CS2	CS2	ADSP	ADSC	ADV	WRITE	CLK	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE : 1. X means "Don't Care". 2. The rising edge of clock is symbolized by ↑.

3. WRITE = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

WRITE TRUTH TABLE(x36)

GW	BW	WEa	WEB	WEc	WEd	Operation
H	H	X	X	X	X	READ
H	L	H	H	H	H	READ
H	L	L	H	H	H	WRITE BYTE a
H	L	H	L	H	H	WRITE BYTE b
H	L	H	H	L	L	WRITE BYTE c and d
H	L	L	L	L	L	WRITE ALL BYTES
L	X	X	X	X	X	WRITE ALL BYTES

NOTE : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

WRITE TRUTH TABLE(x18)

GW	BW	WEa	WEB	Operation
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

NOTE : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).



ELECTRONICS

ASYNCHRONOUS TRUTH TABLE

(See Notes 1 and 2):

Operation	ZZ	OE	I/O Status
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

NOTE

1. X means "Don't Care".
2. ZZ pin is pulled down internally.
3. For write cycles that follow read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on V _{DD} Supply Relative to V _{SS}	V _{DD}	-0.3 to 4.6	V
Voltage on V _{DDQ} Supply Relative to V _{SS}	V _{DDQ}	V _{DD}	V
Voltage on Input Pin Relative to V _{SS}	V _{IN}	-0.3 to 4.6	V
Voltage on I/O Pin Relative to V _{SS}	V _{IO}	-0.3 to V _{DDQ} +0.5	V
Power Dissipation	P _D	1.4	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _{OPR}	0 to 70	°C
Storage Temperature Range Under Bias	T _{BIAS}	-10 to 85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS($0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{DD}	3.135	3.3	3.465	V
	V _{DDQ}	3.135	3.3	3.465	V
Ground	V _{SS}	0	0	0	V

*NOTE : V_{DD} and V_{DDQ} must be supplied with identical voltage levels.

CAPACITANCE*($\text{TA}=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	8	pF

*NOTE : Sampled not 100% tested.




ELECTRONICS

DC ELECTRICAL CHARACTERISTICS($V_{DD}=3.3V \pm 5\%$ $T_A=0^\circ C$ to $+70^\circ C$)

Parameter	Symbol	Test Conditions			Min	Max	Unit	Notes
Input Leakage Current(except ZZ)	I _{IL}	$V_{DD}=\text{Max}$; $V_{IN}=V_{SS}$ to V_{DD}			-2	+2	μA	
Output Leakage Current	I _{OL}	Output Disabled, $V_{OUT}=V_{SS}$ to V_{DDQ}			-2	+2	μA	
Operating Current	I _{CC}	Device Selected, $I_{OUT}=0mA$, $ZZ \leq V_{IL}$, Cycle Time $\geq t_{CYC}$ Min	-8	-	350		mA	1,2
			-9	-	300			
			-10	-	260			
Standby Current	I _{SB}	Device deselected, $I_{OUT}=0mA$, $ZZ \leq V_{IL}$, $f=\text{Max}$, All Inputs $\leq 0.2V$ or $\geq V_{DD}-0.2V$	-8	-	130		mA	
			-9	-	120			
			-10	-	120			
Standby Current	I _{SB1}	Device deselected, $I_{OUT}=0mA$, $ZZ \leq 0.2V$, $f=0$, All Inputs=fixed ($V_{DD}-0.2V$ or $0.2V$)	-	30		mA		
	I _{SB2}	Device deselected, $I_{OUT}=0mA$, $ZZ \geq V_{DD}-0.2V$, $f=\text{Max}$, All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	30		mA		
Output Low Voltage	V _{OL}	I _{OL} =8.0mA	-	0.4		V		
Output High Voltage	V _{OH}	I _{OH} =-4.0mA	2.4	-		V		
Input Low Voltage	V _{IL}		-0.3*	0.8		V		
Input High Voltage	V _{IH}		2.0	$V_{DD}+0.3^{**}$		V	3	

NOTES:

1. Reference AC Operating Conditions and Characteristics for input and timing.
2. Data states are all zero.
3. In Case of I/O Pins, the Max. $V_{IH}=V_{DDQ}+0.3V$




TEST CONDITIONS

($T_A=0$ to $70^\circ C$, $V_{DD}=3.3 \pm 5\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time(Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1



ELECTRONICS



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS ($V_{DD}=3.3\text{V}\pm 5\%$, $T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$)


Parameter	Symbol	-8		-9		-10		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	t _{CYC}	10	-	12	-	12	-	ns
Clock Access Time	t _{CD}	-	8.5	-	9.0	-	10	ns
Output Enable to Data Valid	t _{OE}	-	3.5	-	3.5	-	3.5	ns
Clock High to Output Low-Z	t _{LZC}	2.5	-	2.5	-	2.5	-	ns
Output Hold from Clock High	t _{OH}	2.5	-	2.5	-	2.5	-	ns
Output Enable Low to Output Low-Z	t _{LZOE}	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	t _{HZOE}	-	3.5	-	3.5	-	4.0	ns
Clock High to Output High-Z	t _{HZC}	-	5.0	-	5.0	-	6.0	ns
Clock High Pulse Width	t _{CH}	3.0	-	3.0	-	3.0	-	ns
Clock Low Pulse Width	t _{CL}	3.0	-	3.0	-	3.0	-	ns
Address Setup to Clock High	t _{AS}	2.0	-	2.0	-	2.0	-	ns
Address Status Setup to Clock High	t _{sS}	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	t _{DS}	2.0	-	2.0	-	2.0	-	ns
Write Setup to Clock High (G _W , B _W , W _{Ex})	t _{WS}	2.0	-	2.0	-	2.0	-	ns
Address Advance Setup to Clock High	t _{ADVS}	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	t _{CSS}	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	t _{AH}	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	t _{SH}	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	t _{DH}	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High (G _W , B _W , W _{Ex})	t _{WH}	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	t _{ADVH}	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	t _{CSSH}	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	t _{PD}	2	-	2	-	2	-	cycle
ZZ Low to Power Up	t _{PUS}	2	-	2	-	2	-	cycle

NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
 2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for this device to remain enabled.
 3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.





ELECTRONICS

TIMING WAVEFORM OF READ CYCLE




TIMING WAVEFORM OF WRITE CYCLE







TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE($\overline{\text{ADSC}}$ CONTROLLED, $\overline{\text{ADSP}}=\text{HIGH}$)



TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE($\overline{\text{ADSP}} = \text{HIGH}$)






APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 256Kx36 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)


(ADSP CONTROLLED , ADSC=HIGH)



APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 512Kx18 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 512K depth to 1024K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED , ADSC=HIGH)



PACKAGE DIMENSIONS

