

T-46-07-07

14



54F/74F114

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description


The 'F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \bar{S}_D or \bar{C}_D prevents clocking and forces Q or \bar{Q} HIGH, respectively. Simultaneous LOW signals on \bar{S}_D and \bar{C}_D force both Q and \bar{Q} HIGH.

Asynchronous Inputs:


LOW input to \bar{S}_D sets Q to HIGH level
 LOW input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of Clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D
 makes both Q and \bar{Q} HIGH

Ordering Code: See Section 5


Logic Symbols



TL/F/9474-3


Pin Assignment
for DIP, SOIC and Flatpak

TL/F/9474-1

Pin Assignment
for LCC and PCC

TL/F/9474-2

IEEE/IEC



TL/F/9474-5

-T-46-07-07

Unit Loading/Fan Out: See Section 2 for U.L. definitions.

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_H/I_L Output I_{OH}/I_{OL}
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 μA /-0.6 mA
\overline{CP}	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 μA /-4.8 mA
\overline{CD}	Direct Clear Input (Active LOW)	1.0/10.0	20 μA /-6.0 mA
$\overline{SD}_1, \overline{SD}_2$	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA /-3.0 mA
Q ₁ , Q ₂ , $\overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

Truth Table

Inputs					Outputs	
\bar{S}_D	\bar{C}_D	\bar{CP}	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	/	h	h	\bar{Q}_0	Q_0
H	H	/	l	h	L	H
H	H	/	h	l	H	L
H	H	/	l	l	Q_0	\bar{Q}_0

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

\searrow = HIGH-to-LOW Clock Transition

Q_0 (\bar{Q}_0) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (one half shown)



TL/F/9474-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

T-46-07-01

11

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias -55°C to $+175^{\circ}\text{C}$

V_{CC} Pin Potential to Ground Pin -0.5V to $+7.0\text{V}$

Input Voltage (Note 2) -0.5V to $+7.0\text{V}$

Input Current (Note 2) -30 mA to $+5.0\text{ mA}$

Voltage Applied to Output In HIGH State (with $V_{CC} = 0\text{V}$) -0.5V to V_{CC}

Standard Output -0.5V to V_{CC}

TRI-STATE® Output -0.5V to $+5.5\text{V}$

Current Applied to Output In LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to $+125^{\circ}\text{C}$
Commercial 0°C to $+70^{\circ}\text{C}$

Supply Voltage

Military $+4.5\text{V}$ to $+5.5\text{V}$
Commercial $+4.5\text{V}$ to $+5.5\text{V}$

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage 54F 10% V_{CC} 74F 10% V_{CC} 74F 5% V_{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$
V_{OL}	Output LOW Voltage 54F 10% V_{CC} 74F 10% V_{CC}		0.5 0.5		V	Min	$I_{OL} = 20\text{ mA}$ $I_{OL} = 20\text{ mA}$
I_{IH}	Input HIGH Current		20		μA	Max	$V_{IN} = 2.7\text{V}$
I_{BVI}	Input HIGH Current Breakdown Test		100		μA	Max	$V_{IN} = 7.0\text{V}$
I_{IL}	Input LOW Current		-0.6 -3.0 -8.0 -10.0		mA	Max	$V_{IN} = 0.5\text{V} (J_n, K_n)$ $V_{IN} = 0.5\text{V} (\bar{S}_{Dn})$ $V_{IN} = 0.5\text{V} (CP)$ $V_{IN} = 0.5\text{V} (\bar{C}_{Dn})$
I_{OS}	Output Short-Circuit Current	-60	-150		mA	Max	$V_{OUT} = 0\text{V}$
I_{CEX}	Output HIGH Leakage Current		250		μA	Max	$V_{OUT} = V_{CC}$
I_{CCH}	Power Supply Current	12.0	19.0		mA	Max	$V_O = \text{HIGH}$
I_{CCL}	Power Supply Current	12.0	19.0		mA	Max	$V_O = \text{LOW}$

T=46-07-07

114

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		TA = +25°C VCC = +5.0V CL = 50 pF			TA, VCC = MII CL = 50 pF		TA, VCC = Com CL = 50 pF					
		Min	Typ	Max	Min	Max	Min	Max				
f _{max}	Maximum Clock Frequency	75	95				70		MHz	2-1		
t _{PLH}	Propagation Delay CP to Q _n or \bar{Q}_n	3.0	5.0	6.5			3.0	7.5	ns	2-3		
t _{PHL}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.0	5.5	7.5			3.0	8.5	ns	2-3		
t _{PLH}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.0	4.5	6.5			3.0	7.5	ns	2-3		
t _{PHL}		3.0	4.5	6.5			3.0	7.5				

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig No		
		TA = +25°C VCC = +5.0V		TA, VCC = MII		TA, VCC = Com					
		Min	Max	Min	Max	Min	Max				
t _{s(H)}	Setup Time, HIGH or LOW J _n or K _n to CP	4.0				5.0		ns	2-6		
t _{s(L)}		3.0				3.5					
t _{h(H)}	Hold Time, HIGH or LOW J _n or K _n to CP	0				0		ns	2-6		
t _{h(L)}		0				0					
t _{w(H)}	CP Pulse Width HIGH or LOW	4.5				5.0		ns	2-4		
t _{w(L)}		4.5				5.0					
t _{w(L)}	CD _n or SD _n Pulse Width, LOW	4.5				5.0		ns	2-4		
t _{rec}	Recovery Time SD _n , CD _n to CP	4.0				5.0		ns	2-6		